



Power Density vs. Efficiency of Power Electronics

Johann W. Kolar

Swiss Federal Institute of Technology (ETH) Zurich
Power Electronic Systems Laboratory
www.pes.ee.ethz.ch



Outline

- ▶ How It All Began
- ▶ Recognizing Power Density Barriers
- ▶ Multi-Objective Optimization
- ▶ **Application Examples**
- ▶ Generalization
- ▶ Conclusions

How It All Began...



1. ECPE Demonstrator Program

→ Max. Power Density

Demonstrator Program

Development of Ultra Compact Three-Phase Power Supplies

for




by

ETH Zurich
Power Electronic Systems Laboratory

ETH Zentrum, ETL H22
Physikstrasse 3
CH-8044 Zurich

Note: 2004 !

Demonstrator Program




2004 – 2006
Projects 1 - 3



Roadmap of the PERC (Power Electronics Research Center), Japan, coordinated by the National Institute of Advanced Science and Technology


OPD=Output power/power converter volume



Demonstrator Program 3~ AC/DC Power Supplies



Projects 1 - 3



Basic Project Objective

Development of Ultra Compact Three-Phase AC/DC Utility Interfaces

Application Areas

- Variable Speed AC Drives
- IT Systems
- Process Technology

Focus


- Application of Advanced Power Semiconductor Technology (SiC)
- Integration, and Advanced Cooling Techniques
- 50kW/l
- Efficiency, Power Density/Size
- Consideration of Reliability, EMI Standards and Costs Reduction

Project 1

Power Supply with 10kW/l Power Density

Tasks / Efforts

- Evaluation of Circuit Topologies
- Electronic Inductor Topology
- Unity Power Factor Three-Phase PMW Rectifier




3- Φ Unity Power Factor PMW Rectifier

★ 10 kW/dm³

$$\begin{aligned} P_o &= 10 \text{ kW} \\ U_N &= 3\text{-}\Phi \text{ } 480 \text{ V}_{\text{AC}} \\ U_{\text{DC}} &= 800 \text{ V}_{\text{DC}} \\ f_s &= 500 \text{ kHz} \end{aligned}$$

New Technologies



COOLMOS / SiC-Diodes
Micro-Channel Heat Sink
High-Speed DSP-Control
Flat Magnetics
HBW & CMR Current Sensing



3- Φ Unity Power Factor PMW Rectifier


★ 10 kW/dm³

$$\begin{aligned} P_o &= 10 \text{ kW} \\ U_N &= 3\text{-}\Phi \text{ } 480 \text{ V}_{AC} \\ U_{DC} &= 800 \text{ V}_{DC} \\ f_s &= 500 \text{ kHz} \end{aligned}$$



Partitioning of the Converter Volume

★ 10 kW/dm³



Main Share of Passive Components



“Red Brick Walls” in Power Electronics

J.W. Kolar, U. Drofenik, J. Biela, M.L. Heldwein, H. Ertl, T. Friedli and S.D. Round

Swiss Federal Institute of Technology (ETH) Zurich
Power Electronic Systems Laboratory
www.pes.ee.ethz.ch

Power Density Roadmap


■ Requires Separate Consideration of Basic Converter Types

- * AC/DC
- * DC/DC
- * DC/AC
- * AC/AC

■ Requires Definition of Cooling Concept


- * *Natural Convection*
- * *Forced Air Cooling*
- * *Water Cooling*

■ Consider Systems *NOT* Modules



► “Red Brick Walls” in Power Electronics

Forced Convection Cooling Power Density Limit



$$P_o = \eta P_i$$

$$\rho_{lim} = \frac{P_o}{Vol_{CS}}$$

$$P_{Loss} = (1 - \eta) P_i$$

$$Vol_{CS} = \frac{G_{th}}{CSPI} = \frac{P_{Loss}}{\Delta T_{s-a}} \frac{1}{CSPI}$$


$$= \frac{\eta}{1 - \eta} \Delta T_{s-a} CSPI \left[\frac{W}{dm^3} \right]$$

@ $\eta = 97\%$

► $T_s = 90^\circ C$
► $T_s = 135^\circ C$ — $T_a = 45^\circ C, CSPI = 20 \text{ WK}^{-1}dm^{-3}$ —

$\rho_{lim} = 29 \text{ kW/dm}^3$
 $\rho_{lim} = 58 \text{ kW/dm}^3$

Forced Convection Cooling Power Density Limit



$$P_O = \eta P_i$$

$$\rho_{lim} = \frac{P_O}{Vol_{CS}}$$

$$P_{Loss} = (1 - \eta) P_i$$

$$= \frac{\eta}{1 - \eta} \Delta T_{s-a} CSPI \left[\frac{W}{dm^3} \right]$$

@ $\eta = 97\%$

- ▶ $T_s = 90^\circ C$
- ▶ $T_s = 135^\circ C$

— $T_a = 45^\circ C$, $CSPI = 20 \text{ WK}^{-1}dm^{-3}$ —

$$\rho_{lim} = 29 \text{ kW/dm}^3$$

$$\rho_{lim} = 58 \text{ kW/dm}^3$$

Coupling of
Efficiency &
Power Density

2. ECPE Roadmap Initiative

- Power Density
- Efficiency
- Costs
- etc.

Registration (Fax Reply)

To: ECPE e.V.
Att.: Ingrid Bollens

Fax: +49 (0)911 / 81 02 88 – 28

Register before **27 August 2007**

Participation fee:

- ☐ € 120,-* for members of the ECPE Network
- ☐ free for invited guests and speakers

The fee includes dinner, lunch, coffee/soft drinks.

With the confirmation of registration you will receive the invoice. (* plus 25 % VAT)
In case of cancellation after 27 August 2007 or non-attendance 50 % of the participation fee are payable.

Sender:

title, given name, name

company, department

full address

phone, fax

e-mail


date, signature

Organisational Information

Organiser: ECPE e.V.
90443 Nürnberg, Germany
www.ecpe.org

Contact: Ingrid Bollens, ECPE e.V.
+49 (0)911 / 81 02 88 – 10
ingrid.bollens@ecpe.org

Venue: Odd Fellow Palais
28, Bredgade
1260 Copenhagen K, Denmark



Further information (hotel list and maps) will be provided in due time.



**ECPE European Center for
Power Electronics e.V.**

ECPE Workshop Power Electronics Research & Technology Roadmaps

**8 September 2007
"Odd Fellow Palais"
Copenhagen, Denmark**


in cooperation with

CPES
Center for Power
Electronics Systems
(USA)

AIST PERC
Power Electronics
Research Center
(Japan)

Note: 2007 !

ECPE Roadmap Methodology



Hansruedi Zeller



For use within the ECPE Roadmap Initiative only!

ECPE PE Roadmaps
H. Zeller

Roadmap Task Force

18.01.2007

6 Strategic goals

- Derive Strategic Goals from the Sect. 4, Limiting Challenges and Technology Gaps
- Goals have to be formulated **as a status and not as an activity!**
- Whenever possible, goals should be quantitative
- Present required evolution from today's status to final goal (e.g. today 50%, 2010 80%, 2015 90%, 2020 100% achieved)
- Focus on goals which require breakthroughs, continuous improvement happens automatically.
- At least one goal should refer to the system level (or next higher level in system integration)
- Restrict to approx. 5 goals

Example: Power Supplies (AC/DC, $P < 0.5$ kW)

1. Ultra high density packaging (hybrid integration, SIP) with 28 W/cinch
2. Fully digital control
3. Fully embedded power + PFC + PWM
4. Efficiency > 90%
5. Cost 50% of 2005 cost.

Power density: 2005 → 6 W/cinch, 2010 → 11 W/cinch, 2015 → 18 W/cinch, 2020 → 28 W/cinch
Control: 2005 → analog, 2010 → secondary control semi analog/digital, 2020 → fully digital
Etc. for the other goals.

List of required breakthroughs: To be made

7 Strategy

- Define a **strategy for each strategic goal**
- Whenever necessary discuss different strategy scenarios
- Decide on best scenario based on SWOT analysis (do a specific SWOT for particular goal if necessary)
- Define metrics to measure success of strategy

3. Efficiency (!) → “THE” New Target




► Requirements

- (1) Efficiency
- (2) Power Density
- (3) Costs

Position Paper

on

Energy Efficiency – The Role of Power Electronics



February 2007

ECPE European Center for Power Electronics

EPE European Power Electronics and Drives


4. Time to Come Up with a Theoretical Foundation

→ Multi-Objective Optimization

Power Electronics Performance Trends

■ Performance Indices

- Power Density [kW/dm³]
- Power per Unit Weight [kW/kg]
- Relative Costs [kW/\$]
- Relative Losses [%]
- Failure Rate [h⁻¹]



Abstraction of Power Converter Design

Performance Space

Design Space

► Mapping of Design Space into System Performance Space

Performance Space

- Efficiency
- Power Density
- Costs
- Reliability
- etc.

System


- Phase-Shift DC/DC Conv.
- Resonant DC/DC Conv.
- DC Link AC/AC Conv.
- Matrix AC/AC Conv.
- etc.

Components


- Power Semiconductor
- Interconnections
- Inductors, Transf.
- Capacitors
- Control Circuit
- etc.

Materials

- Semiconductor Mat.
- Conductor Mat.
- Magnetic Mat.
- Dielectric Mat.
- etc.




Mathematical Modeling and Optimization of Converter Design





Multi-Objective Converter Design Optimization

► Pareto Front - Limit of Feasible Performance Space







Technology Sensitivity Analysis Based on η - ρ -Pareto Front

- Sensitivity to Technology Advancements
- Trade-off Analysis





Converter Performance Evaluation Based on η - ρ - σ -Pareto Surface

► σ : kW/\$



Converter Performance Evaluation Based on η - ρ - σ -Pareto Surface

► 'Technology Node'



Technology Node: $(\sigma^*, \eta^*, \rho^*, f_P^*)$

Demonstrator Systems

- 3-ph. VIENNA Rectifier
- 1-ph. PFC Rectifiers
- Inductive Charging
- Power Supply on Chip
- Airborne Wind Turbine

► Demonstrator – VR250 (1)

• Specifications

$$U_{LL} = 3 \times 400 \text{ V}$$

$$f_N = 50 \text{ Hz ... 60 Hz or 360 Hz ... 800 Hz}$$

$$P_o = 10 \text{ kW}$$

$$U_o = 2 \times 400 \text{ V}$$

$$f_s = 250 \text{ kHz}$$

• Characteristics


$$\eta = 96.8 \%$$

$$\text{THD}_i = 1.6 \% @ 800 \text{ Hz}$$

$$10 \text{ kW/dm}^3$$

$$3.3 \text{ kg } (\approx 3 \text{ kW/kg})$$

Dimensions: 195 x 120 x 42.7 mm³



► Demonstrator – VR250 (2)

• Specifications

$$U_{LL} = 3 \times 400 \text{ V}$$

$$f_N = 50 \text{ Hz ... 60 Hz or 360 Hz ... 800 Hz}$$

$$P_o = 10 \text{ kW}$$

$$U_o = 2 \times 400 \text{ V}$$

$$f_s = 250 \text{ kHz}$$

• Characteristics

$$\eta = 96.8 \%$$

$$\text{THD}_i = 1.6 \% @ 800 \text{ Hz}$$

$$10 \text{ kW/dm}^3$$

$$3.3 \text{ kg } (\approx 3 \text{ kW/kg})$$


Dimensions: 195 x 120 x 42.7 mm³



► Mains Behavior @ $f_N = 400\text{Hz} / 800\text{Hz}$


$P_o = 10\text{kW}$
 $U_N = 230\text{V}$
 $f_N = 400\text{Hz}$
 $U_o = 800\text{V}$
 $THD_i = 1.4\%$

10A/Div
 200V/Div
 1ms/Div



$P_o = 10\text{kW}$
 $U_N = 230\text{V}$
 $f_N = 800\text{Hz}$
 $U_o = 800\text{V}$
 $THD_i = 1.6\%$


10A/Div
 200V/Div
 0.5ms/Div




► Experimental Analysis

■ Generation 1 – 4 of VIENNA Rectifier Systems

- Switching Frequency of $f_s = 250 \text{ kHz}$ Offers Good Compromise Concerning Power Density / Weight per Unit Power, Efficiency and Input Current Quality THD_i



$f_s = 50 \text{ kHz}$
 $\rho = 3 \text{ kW/dm}^3$



$f_s = 72 \text{ kHz}$
 $\rho = 4.6 \text{ kW/dm}^3$



$f_s = 250 \text{ kHz}$
 $\rho = 10 \text{ kW/dm}^3$
(164 W/in³)
Weight = 3.4 kg




$f_s = 1 \text{ MHz}$
 $\rho = 14.1 \text{ kW/dm}^3$
Weight = 1.1 kg



► Experimental Analysis


■ Generation 1 – 4 of VIENNA Rectifier Systems

- Switching Frequency of $f_s = 250 \text{ kHz}$ Offers Good Compromise Concerning Power Density / Weight per Unit Power, Efficiency and Input Current Quality THD_i



$$f_s = 50 \text{ kHz}$$

$$\rho = 3 \text{ kW/dm}^3$$



$$f_s = 72 \text{ kHz}$$

$$\rho = 4.6 \text{ kW/dm}^3$$



$$f_s = 250 \text{ kHz}$$

$$\rho = 10 \text{ kW/dm}^3$$

$$(164 \text{ W/in}^3)$$

$$\text{Weight} = 3.4 \text{ kg}$$



$$f_s = 1 \text{ MHz}$$



$$\rho = 14.1 \text{ kW/dm}^3$$

$$\text{Weight} = 1.1 \text{ kg}$$



1- Φ Boost-Type PFC Rectifier

- ▶ Si CoolMOS, 99m Ω /600V
- ▶ SiC Diodes, 10A/600V




$P_o=3.2\text{kW}$
 $U_N=230\text{V}\pm 10\%$
 $U_o=365\text{V}$

$f_p=33\text{kHz} \pm 3\text{kHz}$

Two Interleaved
1.6kW Systems

★ 99.2% @ 1.1kW/dm³

Ultra-Efficient PFC Rectifier Performance Limits



Experimental Ultra-Compact 1- Φ PFC Rectifier


- Si CoolMOS
- SiC Diodes

$P_o = 3.2\text{kW}$
 $U_N = 230\text{V} \pm 10\%$
 $U_o = 400\text{V}$

$f_p = 450\text{kHz} \pm 50\text{kHz}$


Two Interleaved
1.6kW Systems

★ $5.5\text{kW}/\text{dm}^3$



Feasible Performance Space

► Bridgeless PFC Rectifiers @ $u_N = 230V$




Power Density is Based on Net Volumes → Scaling by 0.6-0.8 Necessary

Bidirectional Ultra-Efficient 1- Φ PFC Mains Interface


★ 99.36% @ 1.2kW/dm³

*Hardware Testing
to be finalized in
September 2011*




► Employs NO SiC Power Semiconductors -- Si SJ MOSFETs only

AC-DC Rectifier - Single Boost Cell - Measurements



No Soft-Switching



Soft-Switching with Extended
On-Interval of S_{11}

Bidirectional Ultra-Efficient 1- Φ PFC Mains Interface

★ 99.36% @ 1.2kW/dm³

*Hardware Testing
to be finalized in
September 2011*




► Employs NO SiC Power Semiconductors -- Si SJ MOSFETs only

Bidirectional Ultra-Efficient 1- Φ PFC Mains Interface


★ 99.36% @ 1.2kW/dm³

Result of Final Testing



► Employs NO SiC Power Semiconductors -- Si SJ MOSFETs only

Converter Performance Evaluation Based on η - ρ -Pareto Front



“Out-of-the-Box” Wind Turbine Concepts

Power Kite & *Ground-Based* EE-Generation
Power Kite & *On-Board* EE-Generation



Revolutionize Wind Power Generation Using Kites / Tethered Airfoils

[2] M. Loyd, 1980




- Wing Tips / Highest Speed Regions are the Main Power Generating Parts of a Wind Turbine

Controlled Power Kites for Capturing Wind Power

- ▶ Replace Blades by Power Kites
- ▶ Minimum Base Foundation etc. Required
- ▶ Operative Height Adjustable to Wind Conditions

[2] M. Loyd, 1980




- Wing Tips / Highest Speed Regions are the Main Power Generating Parts of a Wind Turbine

Alternative Concept – Airborne Wind Turbine (AWT)

- ▶ Power Kite Equipped with Turbine / Generator / Power Electronics
- ▶ Power Transmitted to Ground Electrically

[2] M. Loyd, 1980

Source:  **JOBY**
ENERGY




AWT Basic Electrical System Structure

- ▶ **Rated Power** 100kW
- ▶ **Operating Height** 800...1000m
- ▶ **Ambient Temp.** 40°C
- ▶ **Power Flow** Motor & Generator

- **El. System Target Weight** 100kg
- **Efficiency (incl. Tether)** 90%
- **Turbine /Motor** 2000/3000rpm

Airborne Wind Turbine







Turbines, Generators, and
Power Electronics

Overall AWT System Performance

EFFICIENCIES AND POWER-TO-WEIGHT RATIOS AT THE 2 DESIGN POINTS MARKED IN FIG. 24(A) (CALCULATED FOR NOMINAL OPERATION).



Total system	Generator, VSR, and DAB converter	
$\gamma = 1.37 \text{ kW/kg}$ $\eta = 90.0\%$	Generator:	$\gamma_G = 3.11 \text{ kW/kg}$, $\eta_G = 95.4\%$
	VSR:	$\gamma_{\text{VSR}} = 18.3 \text{ kW/kg}$, $\eta_{\text{VSR}} = 98.6\%$
	DAB:	$\gamma_{\text{DAB}} = 4.60 \text{ kW/kg}$, $\eta_{\text{DAB}} = 97.1\%$
$\gamma = 1.00 \text{ kW/kg}$ $\eta = 91.7\%$	Generator:	$\gamma_G = 2.14 \text{ kW/kg}$, $\eta_G = 96.9\%$
	VSR:	$\gamma_{\text{VSR}} = 18.3 \text{ kW/kg}$, $\eta_{\text{VSR}} = 98.6\%$
	DAB:	$\gamma_{\text{DAB}} = 3.53 \text{ kW/kg}$, $\eta_{\text{DAB}} = 97.4\%$


 η (%)

 η_G (%)

 η_{VSR} (%)

 η_{DAB} (%)


Final Step: System Control Consideration

$\eta\alpha$ -Pareto Front for Inductive Charging of EVs

- * $P_{out} = 0...75kW$
- * $U_{out} = 400...800V$
- * Air Gap = 100...200mm





■ Reduction of Stray Field Results only Possible with Less Efficient Design

$\eta\alpha$ -Pareto Front of Inductor for Power Supply on Chip


* $U_{in} = 1.6 \text{ V}$
 * $U_{out} = 0.8 \text{ V}$
 * $P_{out} = 1.0 \text{ W}$

- PCB
- On-Top-of-Chip
- On-Chip



Observation


- Very Limited Room for Further Performance Improvement !



Observation

- Very Limited Room for Further Performance Improvement !

Efficiency



Power
Density


General Trade-Off Analysis

- Reliability vs. Efficiency
- Costs vs. Efficiency

Solid-State Transformer


$$\begin{aligned} S_N &= 630 \text{ kVA} \\ U_{LV} &= 400 \text{ V} \\ U_{MV} &= 10 \text{ kV} \end{aligned}$$

► Trade-Off → Efficiency / Power Density



DCM Series
Resonant
DC/DC Converter



- (1) Transformer
- (2) LV Semiconductors
- (3) MV Semiconductors
- (4) DC Link
- (5) Resonant Capacitors



Solid-State Transformer

$$\begin{aligned} S_N &= 630\text{kVA} \\ U_{LV} &= 400\text{ V} \\ U_{MV} &= 10\text{kV} \end{aligned}$$



► Trade-Off → Mean-Time-to-Failure vs. Efficiency / Power Density



3-ph. PV Inverter Systems → Si vs. SiC

$U_N = 400 \text{ V}$
 $U_{PV} = 450 \dots 820 \text{ V}$
 $P = 10 \text{ kW}$
 $f_S = 4 \dots 16 \text{ kHz}$

► **Cost Models** → **Efficiency / Power Density Analysis Extended to Initial Costs & Operating Revenue Calculation**



Conclusions

→ Outlook

Conclusions

- ▶ Only the Consideration of the **“TECHNOLOGY NODE”** – **(η, ρ, σ) -Coordinates** in the Performance Space Shows the Quality of a Design !
- ▶ Don't be Impressed by 99% Efficiency
- ▶ Don't be Impressed by 100kW/dm³ Power Density
- ▶ Don't be Impressed by 0.05kW/\$ Rel. Costs
- ▶ Ask in Addition →
 - * Converter Type
 - * Power Range / Operating Range
 - * Type of Cooling
 - * Technologies Used (SiC ?)
 - * etc.
- ▶ There is Nothing Magic in Converter Design →
- ▶ **“Good Engineering & Multi-Objective Optimization”**



Thank You !

Questions ?

