



Advanced Low-Voltage & Medium-Voltage AC/DC Grid Interfaces for High Performance Computing

Johann W. Kolar

Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch

March 18th, 2020



Outline

- ► Introduction **Basic Considerations**
- Adv. LV AC//DC-Interfaces
 Adv. MV AC//DC-Interfaces
 Remark on EV-Charging

- **Conclusions**

J. Azurza D. Bortis T. Guillod F. Krismer D. Rothmund L. Schrittwieser

Acknowledgement













ETH zürich

The Cloud / Hyper-Scale Datacenters

Global Electricity Demand & Digital Universe (Voice/Video/Internet) Consumption Greenpeace Estimates for ICT



- "The Cloud is Powered By Coal" (40% Share of Electricity Generation)
- 100x Energy Used for i-Phone Charging is Used for Data Processing (1.6GB/Month Avg.)



Hyper-Scale Datacenters

- MV (kV) → Power-Supplies-on-Chip (0.9V) Power Conversion
 Short Innovation Cycles
 Modularity / Scalability

Server-Farms up to 450 MW 99.9999%/<30s/a \$1.0 Mio./Outage

> Since 2006 Running Costs > Initial Costs



- Higher Availability
 Higher Efficiency
 Higher Power Density
- 4. Lower Costs





2/20

State-of-the-Art Datacenters

Conventional 480V_{AC} Distribution / Energy Use



- Per 100W Compute Load → +200...300W typ. for Infrastructure & Cooling
 Eliminate Conversion Stages, Use High Distribution Voltage (Low \$\$\$ → Select U_{DC} of PFC Rectifiers)





Source: (intel) 2007





Source: 123clipartpng.com





Losses of DC Power Systems

- Increase of Transmission Line Resistance with Transmission Distance lRed. of Resistance for Fixed Voltage only Through Larger Conductor Cross Section A_{Cu}



- *Quadratic (!) Dependency of Losses on Voltage Level Allows Massive Reduction of Conductor Cross Section with Increasing Voltage Level*





4/20

AC vs. DC Power Transmission

DC Voltage \rightarrow Max. Utilization of Isol. Voltage \rightarrow Lower Losses & Less Conductor Material (!)



• Transformation of DC Voltage Level Requires Power Electronics Interfaces (!)



APEC. 2020

 $R_{
m DC}$

► t

AC vs. 400V DC System

Conventional 480V_{AC} Distribution



■ Facility-Level 400 V_{DC} Distribution; 380V Rated (± 190V), Range: 260V...410V (!)



• + 5...7% Efficiency & -33% Floor Space & -36% Lifetime \$\$\$ & 0.9999996 Availability





Source: (intel) 2007

3-*Φ* Low-Voltage Grid Interface

- Isolated Controlled Output Voltage
- Buck-Boost Functionality & Sinusoidal Input Current Applicability of 600V GaN Semiconductor Technology
- High Power Density / Low Costs



→ Conventional / Independent OR "Synergetic Control" of Input & Output Stage





7/20

Conventional Control



600

→ Control Capability & Control DOFs NOT Fully Utilized (!)





Sector I

"Synergetic" Control

- **Only Phase with Lowest Current Switched**



→ Boost Capability Maintained (Transition to 3/3-PWM)





Sector I

ETH zürich

Conventional vs. "Synergetic" Control

■ 1/3-Modulation \rightarrow Significant Red. of Losses of the Power Switches Comp. to 3/3-PWM



→ Operating Point Dependent Selection of 1/3-PWM OR 3/3-PWM for Min. Overall Losses



Isolated Matrix-Type $3-\Phi$ PFC Rectifier (1)

- Based on Dual Active Bridge (DAB) Concept Opt. Modulation $(t_1...t_4)$ for Min. Transformer RMS Curr. & ZVS or ZCS Allows Buck-Boost Operation







ETH zürich

Isolated Matrix-Type 3- *PFC Rectifier (2)*





1-Ф Medium-Voltage Grid Interface

Facility-Level 400 V_{DC} Distribution



• Solid-State Transformer-Based 6.6kV AC \rightarrow 400V DC



• MV-Grid (kV) \rightarrow Chip (0.9V) in 2 Steps \rightarrow typ. 3% Efficiency Gain, Smaller Footprint, etc.





25kW SwiSS-Transformer @ ETH Zurich

- Bidirectional 1- ϕ 3.8 kV_{rms} AC \rightarrow 400V DC Power Conversion Based on 10kV SiC MOSFETs
- Full Soft-Switching





35...75kHz iTCM Input Stage

ETH zürich

48kHz DC-Transformer Output Stage



3.8 $kV \rightarrow 7kV ZVS AC/DC Converter$

- Full-Bridge iTCM integrated Triang. Current Mode Operation Enables ZVS
- ZVS Requires Change of Sw. Current Direction in Each Sw. Period
- Open-Loop Variation of Sw. Frequency for Const. ZVS Current (35...75kHz)
- Separate Optim. of ZVS and Input Inductor Possible
- Low Ripple Input Current



► Full-Load Measurement (25kW @ 3.8kVrms AC, 7kV DC) - ZVS Over Full AC Cycle (!)





Overall Performance

- **Full Soft-Switching**
- **98.1%** Overall Efficiency @ 25kW **1.8** kW/dm³ (30W/in³)



Red. of Losses & Volume by Factor of >2 Comp. to Alternative Approaches (!) Significantly Simpler Compared to Multi-Module SST Approach

ETH zürich



ETH zürich

For Fuji Electric 2.4 kV_{rms} AC \rightarrow 54V DC

- Published @ IEEE APEC 2017
- N=5 Cells @ MV-Side / Cost Optimum
- **PFC** Rectifier \rightarrow 1.2kV Si IGBTs & SiC Diodes
- **DC/DC Conv.** \rightarrow 600V SJ & 100V MOSFETs



Power Density of 0.4kW/dm³ (6.6W/in³)
 96% Overall Efficiency @ 25kW



17/20

ETHzürich

For Fuji Electric 2.4 kV_{rms} AC \rightarrow 54V DC

- Published @ IEEE APEC 2017
- N=5 Cells @ MV-Side / Cost Optimum
- PFC Rectifier → 1.2kV Si IGBTs & SiC Diodes
- **DC/DC Conv.** \rightarrow 600V SJ & 100V MOSFETs



Power Density of 0.4kW/dm³ (6.6W/in³)
 96% Overall Efficiency @ 25kW











DC Charging Connectors

- Practical Limit Due to Safety Effort, etc.
- "Low Voltage" Def. as < 1000VAC / < 1500V DC in Standards



Electr. Mag., 2017

- Typ. Infrastructure Delivers 500V DC (600V IGBTs) & 50kW
 Charging Time Defined by U I → Current Limited by Connector System
 Significantly Higher DC Voltages Compared to Datacenters (!)





Conclusions

- Advanced AC//DC Interfaces
- Synergetic AC/DC & DC//DC-Stage Control
- Efficiency of 2-Level 1- Φ AC/DC Interface \rightarrow 7-Level 3- Φ System
- 99% Efficiency of LVAC//DC Conversion
- Gain of ≈3% Efficiency for Direct MV-Connection
- **Future**
- 380V_{DC} Sufficient ?
- Bidirectional AC//DC Interfaces for Grid Services
- Life-Cycle vs. Initial Costs !





Thank you!







Remark 3-Ф Low-Voltage AC/DC Grid Interfaces

3 x 1-Φ AC/DC Conv. — 650V GaN/SiC in 2-Level Topology & Unfolder; f_{eff} = f_{sw,1} 3-Φ AC/DC Conv. — 650V GaN/SiC in 3-Level Topology; f_{eff} = 2f_{sw,1}



► 3-Level Approach $\rightarrow \sqrt{2} \cdot P_{semi,2-Level}$ @ Opt. Chip Area (!)





Power Electronic Systems Laboratory

ETH zürich

Remark 3-Ф Low-Voltage AC/DC Grid Interfaces

3 x 1-Φ AC/DC Conv. — 650V GaN/SiC in 2-Level Topology & Unfolder; f_{eff} = f_{sw,1} 3-Φ AC/DC Conv. — 650V GaN/SiC in 3-Level Topology; f_{eff} = 2f_{sw,1}



► 3-Level Approach $\rightarrow \sqrt{2} \cdot P_{semi,2-Level}$ @ Opt. Chip Area (!)



"3 Levels Are Not Enough" (!)

Analysis of Higher Number of Levels

Power Electronic Systems

Laboratory

- Semiconductor Losses P_{semi} for Fixed L_0C_0 -Filter & Fixed Inductor Current Ripple $\eta\rho$ -Pareto Front for 2-Level / 3-Level / 7-Level System with Optimized Filter



6-Level or 7-Levels (!) for 800V_{DC} to Exceed Efficinecy of 2-Level 400V_{DC} Benchmark P_{semi}



ETHzürich

Power Electronic Systems Laboratory

Example — Ultra-High Efficiency PV Inverter

■ 99%++ Efficient 10kW 3-Φ 400V_{rms,ll} PV Inverter System
 ■ 7-Level Hybrid Active NPC Topology / LV Si-Technology

 $U_{\rm DC}$ 6 DC+£ <u>i i i</u> 1 II L₽. $C_{\rm DC}$ $U_{\rm L}$ $C_{\rm fc4}$ $C_{\rm fc3}$ $C_{
m fc2}$, $C_{\rm fc1}$ $C_{\rm fc5}$ $U_{\underline{\text{DC}}}$ $U_{\rm DC}$ 6 DC-FCC $(f_{\rm sw})$ DC+ $U_{\rm DC}$ $U_{\rm DC}$ $C_{\rm DC}$ 2 6 T_1 $\frac{U_{\rm DC}}{2}$ ∄ £ T₂ $C_{\rm fc1}$ U_L $C_{\rm fc2}$ Μ $U_{\rm DC}$ $U_{\rm DC}$ 3 6 $C_{\rm DC}$ Т3 🖡 $\frac{U_{\rm DC}}{2}$ E. II T₄ DC-ANPC \mathbf{FC}

Stage

 (f_{sw})

Stage

(50/60 Hz)

ETH zürich





