



# General Perspectives for Power Electronics....

Johann W. Kolar et al.



Swiss Federal Institute of Technology (ETH) Zurich
Power Electronic Systems Laboratory
www.pes.ee.ethz.ch

Dec. 2, 2021







# The DNA of Future High-Performance Power Electronic Systems

Johann W. Kolar & Jonas E. Huber

Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch

Source: hathornconsultinggroup.com

Dec. 2, 2021







#### **Outline**

- **►** Introduction
- X-TechnologiesX-Concepts / «Genes»
- **Conclusions**




Source: hathornconsultinggroup.com

#### Acknowledgement

M. Antivachis
J. Azurza
D. Bortis
M. Guacci
T. Guillod
M. Haider
G. Knabben
F. Krismer D. Menzi S. Miric J. Miniböck N. Nain J. Schäfer L. Schrittwieser F. Vollmaier St. Waffler D. Zhang









#### **Power Electronics**


Driving Applications
General Perspective
Performance Indicators / Trends
Technology S-Curve





#### **Driving Applications**

■ Global MEGA-Trends → Industry Automation | Renewable Energy | Sustainable Mobility | Urbanization etc.



Source: Status of Power Electronics Industry 2019 Report


- Clean Energy Transition → "All-Electric" Society
- UN Sustainable Development Agenda → There can be No "Plan B", because there is No "Planet B" (Ban Ki-moon)





#### **General Perspective**

- Power Electronics is Key to Clean Energy Utilization | Automation | etc. → "All-Electric Society"
   2019 2015 Power Electronics Market Evolution & Main Segments



Source - Status of the Power Electronics Industry 2020 Report










#### **Performance Indicators / Trends**

**Environmental Impact...** 


 $[kg_{Fe} / kW]$ [kg<sub>Cu</sub> /kW] [kg<sub>Al</sub> /kW] [cm<sup>2</sup><sub>Si</sub> /kW]

- Power Density [kW/dm³]
   Power per Unit Weight [kW/kg]
   Relative Costs [kW/\$]
- Relative Losses [%]
- Failure Rate
- Manufacturability
- Recyclability / SustainabilityNetworked / IIoT














# Remark Increasing E-Waste Problem

- 53'000'000 Tons of Electronic Waste Produced Worldwide in 2019 → 74'000'000 Tons in 2030
- Large Proportion Ends up in Africa & China  $\rightarrow$  Melting of PCBS & Cables etc. / Hazardous Substances Increasingly Complex Constructions  $\rightarrow$  No Repair or Recycling







Source: nature


• Growing Global E-Waste Streams  $\rightarrow$  Increasing Attention of the Public / Upcoming Regulations






#### **S-Curve of Power Electronics**

- « X-Technologies » / "Moon-Shot" Technologies
   « X-Concepts » → Full Utilization of Basic Scaling Laws & « X-Technologies »
   Power Electronics 1.0 → Power Electronics 4.0
- 2...5...10x Improvement NOT Only 10%!












#### X-Technologies

SiC | GaN 3D-Packaging & Integration — Digital Signal Processing Energy Storage


















## Low R\*<sub>DS(on)</sub> High-Voltage Devices


Higher Critical E-Field of SiC  $\rightarrow$  Thinner Drift Layer Higher Maximum Junction Temperature  $T_{\rm j,max}$ 

at 300 K	Si	GaAs	4H/6H-SiC	GaN
Eg (eV)	1.12	1.4	3.0-3.2	3.4
Ec (MV/cm)	0.25	0.3	2.2-2.5	3
μ <sub>n</sub> (cm <sup>2</sup> /Vs)	1350	8500	100-1000	1000
Er	11.9	13	10	9.5
Vsat (cm/s)	1x10 <sup>7</sup>	1x10 <sup>7</sup>	2x10 <sup>7</sup>	3x10 <sup>7</sup>
λ (W/cmK)	1.5	0.5	3 - 5	1.3

© 2000 Carl-Mikael Zetterling

$$R_{\text{on}}^* = \frac{4V_B^2}{\varepsilon \mu_n E_C^3} \leftarrow \begin{array}{ccc} & \text{For 1kV:} & \text{Si} & \text{SiC} \\ W \text{ ($\mu m$)} & 100 & 10 \\ N_D \text{ (cm}^{-3}) & 10^{14} & 10^{16} \end{array}$$


$$R_{\text{on,SiC}}^* \approx \frac{1}{300} R_{\text{on,Si}}^*$$



Massive Reduction of Relative On-Resistance → High Blocking Voltage Unipolar Devices








# Low R\*<sub>DS(on)</sub> High-Voltage Devices

- SiC MOSFETs / GaN HEMTs (Monolithic AC-Switch)
  Low Conduction Losses & ZVS
- High Efficiency

$$R_{\text{on}}^* = \frac{4V_B^2}{\varepsilon \mu_n E_C^3} \leftarrow$$

$$R_{\text{on,SiC}}^* \approx \frac{1}{300} R_{\text{on,Si}}^*$$




High-Voltage Unipolar (!) Devices → Excellent Switching Performance







#### Si vs. SiC

- Si-IGBT / Diode → Const. On-State Voltage, Turn-Off Tail Current & Diode Reverse Recovery Current → SiC-MOSFET → Massive Loss Reduction @ Part Load BUT Higher R<sub>th</sub>











1200 V 100 A Die Size: 25.6 mm<sup>2</sup>

1200 V 100 A Die Size:  $98.8 \text{ mm}^2 + 39.4 \text{ mm}^2$ 


• Space Saving of >30% on Module Level (!)





#### Si vs. SiC Switching Behavior


- Si-IGBT → Const. On-State Voltage Drop / Rel. Low Switching Speed, SiC-MOSFETs → Resistive On-State Behavior / Factor 10 Higher Sw. Speed Si-IGBT



Extremely High di/dt &  $dv/dt \rightarrow Challenges$  in Packaging / EMI











#### Monolithic 600V GaN Bidirectional/Bipolar Switch

- POWER AMERICA Program Based on Infineon's CoolGaN™ HEMT Technology (Infineon Dual-Gate Device / Controllability of Both Current Directions Bipolar Voltage Blocking Capability | Normally-On or -Off










**Panasonic** 

• Analysis of 4-Quardant Operation of  $R_{DS(on)}$ = 140m $\Omega$  | 600V Sample @  $\pm$  400V









#### **Example of 3-Level T-Type Inverter**

- Utilization of 600V Monolithic Bidirectional GaN Switches 2-Gate Structure Provides Full Controllability






• Factor 4 (!) Reduction of Chip Area vs. Discrete Realization


















#### **Circuit Parasitics**

- Extremely High di/dt Commutation Loop Inductance  $L_s$  Allowed  $L_s$  Directly Related to Switching Time  $t_s$   $\rightarrow$

$$L \frac{dl}{dt} = u$$

$$L_{s} \leq \frac{\alpha U_{i}}{I_{L}} = \alpha t_{s} \frac{U_{i}}{I_{L}}$$

$$Z$$




 $\alpha = 0.1$ 

Advanced Packaging & Parallel Interleaving for Partitioning of Large Currents (Z-Matching)








#### **3D-Packaging / Heterogeneous Integration**

- System in Package (SiP) Approach
  Minim. of Parasitic Inductances / EMI Shielding / Integr. Thermal Management
  Very High Power Density (No Bond Wires / Solder / Thermal Paste)
- PCBs Embedded Optic Fibres
- **Automated Manufacturing**
- Recycling (?)



**←**0.65"**→** 




- Future Application Up to 100kW (!)
- New Design Tools & Measurement Systems (!)
  University / Industry Technology Partnership (!)





#### **High-Power PCB-Embedding Technology**

- PCB Integr. of SiC Chips / Passives / Sensors etc. → PCB Design Software / Custom Design / Low \$\$\$
   3D-Vertical Multilayer Structure → Ultra-Low Comm. & Gate Loop Ind. < 1nH / Low Sw. Losses & EMI</li>
   Multi-Functional Use of Busbars → DC Supply & 2-Side Liquid Cooling of SiC Chips
- Results in Flat Structures (!)




• 800 V DC-Link Bidirectional 100kW SiC DC/DC-Converter (24 x 18 x 1.7cm)














# Remark Future uP Chip-Stack Packaging

- Slowing Transistor Node Scaling → Vertical & Heterogeneous Integr. of ICs for Performance Gains
   Extreme 3D-Integrated Cube-Sized Compute Nodes
   Dual Side & Interlayer Microchannel Cooling








• Interposer Supporting Optical Signaling / Volumetric Heat Removal / Power Conversion












## Remark "More Moore" & "More-than-Moore"


- $\blacksquare$  CMOS-Based Digital Domain for Memory & uP  $\rightarrow$  Technology Driven Miniaturization / "Moore's Law
- Applications → Multi-Funct. Heterogeneous Analog & Mixed-Signal Systems → "More-than-Moore"
   Dual Trend → Int. Roadmap for Devices and Systems (ITRS → IRDS, since 2005)



- Development of Generic Appl.-Specific Technology Modules / Technology Platforms
  - Close Analogy to WBG Power Semiconductors & Full Converter Systems










X-Technology











#### **Digital Signal & Data Processing**

- Exponentially Improving uC / Storage Technology (!)
- Extreme Levels of Density / Processing Speed Software Defined Functions / Flexibility Continuous Relative Cost Reduction






- Distributed Intelligence
- Fully Digital Control of Complex Systems Electrical/Optical/Wireless Signal Transfer
- Massive Comp. Power → Fully Automated AI-Supported Design / Digital Twins / Industrial IoT (IIoT)





#### **Abstraction of Power Converter Design**




- Mapping of Design Space" into Converter "η-ρ-σ-Performance Space"
  Design Space Set of Selected Design- & Operating Parameters, Materials, Components, Topology, etc.





# Mathematical Modeling of the Converter Design




Best Utilization of All Degrees of Freedom → Multi-Objective Optimization






#### **Multi-Objective Optimization**

- Based on Mathematical Model of the Technology Mapping
  Multi-Objective Optimization → Best Utilization of the "Design Space"
  Identifies Absolute Performance Limits → Pareto Front / Surface






- Clarifies *Sensitivity*  $\Delta \vec{p} / \Delta \vec{k}$  to Improvements of Technologies
- Trade-Off Analysis






#### **Design Space Diversity**

- Equal Performance  $\vec{p}_i$  for Largely Different Sets  $(\vec{x}, \vec{k})_i$  of Design Parameters
   E.g. Mutual Compensation of Volume or Loss Contributions (e.g. Cond. & Sw. Losses)






• Allows Consideration of Additional Performance Targets (e.g. Costs)







#### **Design Space Diversity — Example**


- Design of a Medium-Frequency Transformer
- Power Level & Power Density = const.
- Wdg./Core Loss Ratio, Geometry, n etc. as Design Parameters















- Mutual Compensation Core & Winding Losses Changes
- Limits on Part Load Efficiency / Costs / Fixed Geometry  $\rightarrow$  Restricted Diversity








#### **Design Automation Roadmap**


- End-to-End Horizon Cradle-to-Grave/Cradle Modeling & Simulation
- Design for Cost / Volume / Efficiency / Manufacturing / Testing / Reliability / Recycling



• AI-Based Summaries  $\rightarrow$  No Other Way to Survive in a World of Exp. Increasing # of Publications (!)










#### X-Concepts

Modularization
Functional Integration
Synergetic Association
Hybridization
Decentralization


















#### **Scaling of Multi-Cell/Level Concepts**


- Reduced Ripple @ Same (!) Switching Losses Lower Overall On-Resistance @ Given Blocking Voltage Application of LV Technology to HV



Half-Bridge Flying Capacitor Converter Switching Cell

Source: R. Pilawa






• Scalability / Manufacturability / Standardization / Redundancy





### SiC/GaN Figure-of-Merit

- Figure-of-Merit (FOM) Quantifies Conduction & Switching Properties FOM Determines Max. Achievable Efficiency @ Given Sw. Frequ.



Advantage of Multi-Level over 2-Level Converter Topologies






#### X-FOM of ML-Bridge-Legs

- Quantifies Bridge-Leg Performance of N-Level FC Converters

  Determines Max. Achievable Efficiency & Loss Opt. Chip Area @ Given Sw. Frequ.








#### 3-Ф Hybrid Multi-Level Inverter


- Realization of a 99%++ Efficient 10kW 3-Ф 400V<sub>rms,ll</sub> Inverter System
   7-Level Hybrid Active NPC Topology / LV Si-Technology












#### **Quasi-2L & Quasi-3L Inverters**

- Operation of N-Level Topology in 2-Level or 3-Level Mode
   Intermediate Voltage Levels Only Used During Sw. Transients





- Clear Partitioning of Overall Blocking Voltage & Small Flying Capacitors
   Low Voltage/Low R<sub>DS(on)</sub>/Low \$ MOSFETs → High Efficiency / No Heatsinks / SMD Packages





#### **Quasi-2L & Quasi-3L Inverters**


- Operation of 5L Bridge-Leg Topology in Quasi-3L Mode
   Intermediate Voltage Levels Only Used During Sw. Transients
- Applicability to All Types of Multi-Level Converters

Source: M. Schweizer



3.3kW @ 230V<sub>rms</sub>/50Hz Equiv.  $f_s = 48kHz$ 






- Reduced Average dv/dt → Lower EMI
   Clear Partitioning of Overall Blocking Voltage & Small Flying Capacitors
   Low Voltage/Low R<sub>DS(on)</sub>/Low \$ MOSFETs → High Efficiency / No Heatsinks / SMD Packages









#### **Quasi-2L & Quasi-3L Inverters**

- Operation of 5L Bridge-Leg Topology in Quasi-3L Mode
   Intermediate Voltage Levels Only Used During Sw. Transients
- Applicability to All Types of Multi-Level Converters












- Sw. Stage Output Voltage
- Flying Cap. (FC) Voltage
- Q-FC Voltage (Úncntrl.)




- Output Current
- Conv. Side Current

- Reduced Average dv/dt → Lower EMI
   Clear Partitioning of Overall Blocking Voltage & Small Flying Capacitors
   Low Voltage/Low R<sub>DS(on)</sub>/Low \$ MOSFETs → High Efficiency / No Heatsinks / SMD Packages











- Example of Google Little Box Challenge
  Target: 2kW 1-Φ Solar Inverter with Worldwide Highest Power Density
  Comparative Analysis of Approaches of the Finalists



• 3D-Packaging / Integration Highly Crucial for Utilizing Multi-Level Advantages (!)











- Example of Google Little Box Challenge
  Target: 2kW 1-Φ Solar Inverter with Worldwide Highest Power Density
  Comparative Analysis of Approaches of the Finalists



• 3D-Packaging / Integration Highly Crucial for Utilizing Multi-Level Advantages (!)











- 400kW Extreme Fast EV Charger  $\mid$  3- $\oplus$  13.2kV AC  $\rightarrow$  1kV DC
- Input Series Output Parallel (ISOP) Solid-State Transformer
- Alternative Low-Frequency Transformer & AC/DC Converter






- 1.2kV SiC MOSFETs Utilized in Both Systems
- 3 x 9 = 27 AC/DC—DC/DC Cells / 3-Level PFC Input Stage & Full-Bridge DC/DC Output Stage







- 400kW Extreme Fast EV Charger | 3- $\Phi$  13.2kV AC  $\rightarrow$  1kV DC
- Input Series Output Parallel (ISOP) Solid-State Transformer





- - AC Input Cabinet |
    - Converter Cabinets | Control Cabinet


- Forced Air Cooling
- $3 \times 9 = 27$  AC/DC—DC/DC Cells 98+ % Efficiency | 3000kgs Weight | 3100 x 1300 x 2100 mm Outer Dimensions







- **400kVA** EcoDry<sup>TM</sup> High-Efficiency Transformer & AC/DC Converter Vacuum Cast Coils  $\rightarrow$  No Fire Hazard
- Amorphous Metal Core → Low No-Load Losses
   High Overvoltage / Overload Capability








- $400kVA \rightarrow 1400 \times 750 \times 1500 \text{ mm}$  Outer Dimensions
- Utilizing SST SiC MOSFETs in AC/DC Stage → 99++ % Efficiency
   Higher Efficiency / Power Density / Robustness of LFT-Based Concept (!)
















#### Buck-Boost 3-Ф Variable Speed Drive Inverter


- Generation of AC-Voltages Using Unipolar Bridge-Legs
  Utilize Filter Inductor for Boost Operation → Functional Integration



- Switch-Mode Operation of Buck OR Boost Stage → Single-Stage Energy Conversion (!)
   3-Ф Continuous Sinusoidal Output / Low EMI → No Shielded Cables / No Motor Insul. Stress










# Boost-Operation $u_{an} > U_i$

#### ■ Phase-Module



#### ■ Motor Phase Voltages





- Current-Source-Type Operation
   Clamping of Buck-Bridge High-Side Switch → Quasi Single-Stage Energy Conversion










# Buck-Operation $u_{an} < U_i$

#### **■** Phase-Module



#### ■ Motor Phase Voltages





- Voltage-Source-Type Operation
   Clamping of Boost-Bridge High-Side Switch → Quasi Single-Stage Energy Conversion






#### 

• DC Voltage Range 400...750V<sub>DC</sub>


• Max. Input Current ± 15A

0...230V<sub>rms</sub> (Phase) 0...500Hz Output Voltage

 Output Frequency 100kHz • Sw. Frequency








■ Dimensions  $\rightarrow$  160 x 110 x 42 mm<sup>3</sup>







### Isolated Matrix-Type 3-Ф PFC Rectifier




• Equivalent Circuit

• Transformer Voltages / Currents








#### **Isolated Matrix-Type 3- Ф PFC Rectifier**


- Efficiency  $\eta = 99\%$  @ 60% Rated Load (ZVS) Mains Current THD<sub>I</sub>  $\approx 4\%$  @ Rated Load Power Density  $\rho \approx 4 \text{kW/dm}^3$


$$P_0$$
= 8 kW  
 $U_N$ = 400V<sub>AC</sub>  $\rightarrow U_0$ = 400V<sub>DC</sub>  
 $f_S$  = 36kHz






900V /  $10m\Omega$  SiC Power MOSFETs Opt. Modulation Based on 3D Look-Up Table












#### **3-Port Resonant GaN DC/DC Converter**


- Single Transformer & Decoupled Power Flow Control Charge Mode PFC  $\rightarrow$  HV (250...500V) SRC DCX / Const.  $f_{sw}$ , Min. Series Inductance / ZVS Drive Mode HV  $\rightarrow$  LV (10.5...15V) 2 Interleaved Buck-Converters / Var.  $f_{sw}$  / ZVS
- P = 3.6kW



- Peak Efficiency of 96.5% in Charge Mode / 95.5% in Drive Mode
- PCB-Based Windings / No Litz Wire Windings → Fully Automated Manufacturing











#### **Low-Loss PCB-Winding Inductor**

- Conv. PCB Windings & Airgaps  $\rightarrow$  Skin / Proximity / Fringing Field  $^\perp$  to PCB  $\rightarrow$  Current Displacement Arrangement of Airgaps for Mutual Field Compensation Thermal Interfaces for Efficient Cooling










- Optimal Positions & Wdg Distance of Airgaps for Multi-Airgap / Multi-Layer Inductors
- Factor of 3 Red. of Skin & Prox. Losses
















#### 3-Ф EV-Charger Topology


- Isolated Controlled Output Voltage
   Buck-Boost Functionality & Sinusoidal Input Current
   Applicability of 600V GaN Semiconductor Technology
   High Power Density / Low Costs



→ Conventional / Independent OR "Synergetic Control" of Input & Output Stage









#### **Synergetic Association**

- 1/3-Modulation → Significant Red. of Losses of the Power Switches Comp. to 3/3-PWM
- Conduction Losses of the Switches ≈ -80%
- Switching Losses ≈ -70%






• Operating Point Dependent Selection of 1/3-PWM OR 3/3-PWM for Min. Overall Losses
















## **Hybrid Switched-Capacitor Converters (SCC)**

- High Step-Down Ratio SCC / Voltage Adaption & High-Frequency Magnetic-Based Post-Regulation
- Current-Impressing Converter/Load  $\rightarrow$  "Soft-Charging" / No Charging Curr. Spikes / High Efficiency
- High Energy Density of Caps. vs. Inductors → High Power Density / Suitable for Integration




- 8-to-1 Dickson Soft-Charging SCC
- 12 GaN Switches (40V & 100V) / 7 Flying Caps. (0.22uF & 2.2uF, 50 | 100 | 250V), 3.3uH





#### **Hybrid Integrated Active Filter (IAF) PFC Rectifier**


- Hybrid Combination of Mains- and Forced-Commutated Converter 3<sup>rd</sup> Harmonic Current Injection into Phase with Lowest Voltage Phase Selector AC Switches Operated @ Mains Frequency 3-Φ Unfolder



• Non-Sinusoidal Mains Current








#### **IAF PFC Rectifier & Buck Converter Demonstrator**


- Efficiency  $\eta > 99.1\%$  @ 60% Rated Load Mains Current THD<sub>I</sub>  $\approx$  2% @ Rated Load Power Density  $\rho \approx 4 \text{kW/dm}^3$

$$P_0$$
= 8 kW  
 $U_N$ = 400V<sub>AC</sub>  $\rightarrow U_0$ = 400V<sub>DC</sub>  
 $f_S$  = 27kHz





- 2 Interleaved Buck Output Stages
- **Controlled Output Voltage**









# Hybrid 1-Ф AC/DC—DC/DC Solid-State Transformer

- Bidirectional 3.8 kV<sub>rms</sub> 1- $\Phi$  AC  $\rightarrow$  400V DC @ 25 kW Power Conversion Based on 10 kV SiC MOSFETs
- **Full Soft-Switching**






- 35...75 kHz iTCM Input Stage
- 48 kHz «DC-Transformer» Output Stage









# Overall Performance AC/DC — DC/DC

- Full Soft-Switching
- 98.1% Overall Efficiency @ 25 kW
   1.8 kW/dm³ (30 W/in³)






Significantly Simpler System Structure Compared to Multi-Module (ISOP) SST Approach





#### **Partial/Differential Power Processing**




$$U_2 = U_1 - U_c$$

■ Reduced Converter Rating

$$p_c = \frac{P_{c,1}}{P_1} = \frac{\frac{U_c}{U_2}}{1 + \frac{U_c}{U_2}}$$

■ Low Influence of Converter Efficiency on Overall Efficiency

$$\eta = \frac{P_2}{P_1} = \frac{(1 + \frac{U_c}{U_2} \eta_c)}{(1 + \frac{U_c}{U_2})}$$








#### Partial-Power Pre-Regulated LLC DC-Transformer

- Aux. Converter Stage for ± 10% V<sub>in</sub> Compensation | V<sub>in</sub> = 340V ... 420V
   Const. Voltage Transfer Ratio / High Efficiency LLC «DC/DC Transformer» @ Const. Frequency | f<sub>sw</sub> = 100kHz
   Const. Output Voltage | V<sub>out</sub> = 48V




- Rectangular Aux. Voltage Added or Subtracted ( $f_{aux}$  = 600kHz) from  $V_{in}$  Marginal Impact of Control on Overall Power Density & Efficiency





# **Hybrid EMI-Filter / Leakage Current Reduction**


- Future Extension of EMI Limits 9kHz ...150kHz | IEC TS 62578 Tech Spec. for Active Infeed Conv. Applications
- Earth Leakage Current "Compensation"
- Conducted CM EMI-Filter



- Prevents Unintentional Residual Current Device (RCD) Tripping w/o Isolation Transformer
- Attenuation of Cond. EMI Emissions in Wide Frequency Range 30/40/15dB @ 4/10/150kHz




















# **Networking Scaling**

#### ■ Metcalfe's Law

 Moving from Hub-Based Concept to Community Concept Increases Potential Network Value Over-Proportional → ~n(n-1) or ~n log(n)










#### **IIoT in Power Electronics**


- Digital Twin → Physics-Based "Digital Mirror Image"
   Digital Thread → "Weaving" Real/Physical & Virtual World Together



- Requires Proper Interfaces for Models & Automated Design
   Model of System's Past/Current/Future State → Design Corrections / Predictive Maintenance etc.









# **IIoT Starts with Sensors (!)**

- **Condition Monitoring of DC Link Capacitors**
- On-Line Measurement of the ESR in "Frequency Window" (Temp. Compensated)
  Data Transfer by Optical Fibre or Near-Field RF-Link



Source: Prof. Ertl TU Vienna, 2011






- Possible Integration into Capacitor Housing or PCB
- Additionally features Series Connect. Voltage Balancing








## **Motor Condition Monitoring / Fault Detection**

- Utilize the "Motor as Transducer" for Determining Aging / Service Wear of Motor / Mechanical Load
   Non-Intrusive Detection of Mechanical or Electrical Bearings or Stator & Rotor Abnormalities
   Motor Current Signature Analysis (MCSA) in Time & Frequency Domain




Kryter et al., 1989

Source: ORNL,

- ORNL (1989) MCSA Condition Monitoring of Motor-Valves in Nuclear Power Plant Safety Systems
- ANNs Discussed for Diagnostics since 25+ Years Improvements w/ Computing Power of Modern Inverters








# **Smart Inverter Concept**




■ Utilize High Computing Power and Network Effects in the Cloud



• On-Line Protection / Monitoring / Optimization on Component | Converter | Drive | Application Level



















#### **Future Development / Trends**

- MEGA-Trends Renewable Energy / Energy Saving / E-Mobility / "SMART XXX" Power Electronics will Massively Spread in Highly Diverse Applications




- More Application Specific Solutions
- More Specific Requirements High Peak/Avg. Ratio, Wide Volt. Range etc.
- Cost Optimization @ Given Performance Level for Standard Solutions
- Design / Optimize / Verify (All in Simulation) Faster / Cheaper / Better





#### **Future Application Areas**


- WBG Driven Extension to Medium Voltage | Extension to Micro-Power Electronics
- Extreme Cost Pressure for Standardized Solutions (!)



- "There's Plenty of Room at the Bottom", Lecture by R. Feynman @ Caltech, 1959
- Key Importance of Technology Partnerships of Academia & Industry








#### "Moore's Law" of Power Electronics


- "Moore's Law" Defines Consecutive Technology Nodes Based on Min. Costs per Integr. Circuit (!)
- Complexity @ Min. Comp. Costs Increases approx. by Factor of 2 / Year



- Potential Power Density Improvement Factor 2...5 Until 2030 Definition of " $\eta *\rho *\sigma *f_p*$  Technology Node" Must Consider Conv. Type / Operating Range etc. (!)









Source: www.roadtrafficsigns.com







# **Power Electronics** → "Energy" Electronics

- Design Considering Converters as Standardized "Integrated Circuits" (PEBBs)
- Extend Analysis to Converter Clusters / Power Supply Chains / etc.



- → "Systems" (Microgrid) or "Hybrid Systems" (Automation / Aircraft)
   → "Integral over Time"
   → "Energy"

$$p(t) \rightarrow \int_{0}^{t} p(t) dt$$

- Power Conversion
- → Energy Management / Distribution
- Converter Analysis
- → System Analysis (incl. Interactions Conv. / Conv. or Load or Mains)
   → System Stability (Autonom. Cntrl of Distributed Converters)
   → Energy Storage & Demand Side Management
- Converter Stability
- Cap. Filtering
- Costs / Efficiency
- → Life Cycle Costs / Mission Efficiency / Supply Chain Efficiency

— etc.





# **Energy Electronics Systems Performance Figures/Trends**

■ Complete Set of New Performance Indices

Power Density

Energy Density

Environmental Impact

— TCO

Mission Efficiency

- Failure Rate

[kW/m<sup>2</sup>] [kWh/m<sup>3</sup>] [kWs/kW] [\$/kW] [%] [h<sup>-1</sup>]

