ETH zürich



Motor-Integrated Power Factor Corrected Single-to-Three-Phase AC/AC Converter Concepts

Michael Haider, Dominik Bortis, Johann W. Kolar

Swiss Federal Institute of Technology (ETH) Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch

March 4, 2022



Motivation

- Reduction of Global Carbon Emissions Required
- **Transportation Sector Responsible for 14%** of CO₂ Emissions

→ Goal: Decarbonization and Implementation of a Sustainable Transportation Sector

- Transportation in **Europe** Approx.
- Transportation in **US** Approx.
- **25%** of All Emissions 29% of All Emissions



٠

- **Focus on Pressurized Air Supply System of Railway Vehicles**
- Air Brake System •
- Door Control System •
- Pantograph Lifting •
- **General Requirements**
- Compactness
- **High Efficiency** •
- Reliability .
- Redundancy •
- \rightarrow Unique Operating Conditions

Application

- Oil-Free Scroll Compressor
- 7.5 kW @ 3700 rpm

- Charge Pressure Tank
 - Variable Speed Operation
- Maximum System Performance
- AC-Operation (Grid)

280...530 Vrms

• Nominal Voltage

- 400 Vrms @ 50 Hz
- Tertiary Traction Transformer Winding
- Ensure Unity Power Factor Operation
- DC-Operation (Battery)

70....110Vdc

- On-Board Battery
- Startup and Grid Interruption
- 1Φ AC/DC-to-3Φ AC Converter System
- Wide-Input Voltage Range
- Survive Grid Disturbances and Interruptions
- \rightarrow Ultra Compact 1 Φ AC-Supplied VSD System



Input Current I_{I} (Arms)

3/44

ETH zürich

Challenge

- State-of-the-Art
- Electrical Energy Storage C_{DC}





■ Avoid Electrolytic Capacitors (1ltr.) → Increased Lifetime

- Proposed MPPB Concept
- Mechanical Energy Storage J_N

$$\Delta \omega = \frac{P_0}{2\pi \, 2f_{\rm G}} \, \frac{1}{\overline{\omega} \, J_{\rm M}}$$



➤ Electrolytic-Less 1Φ AC-Supplied VSD System

ETH zürich

ETH zürich

Motor-Integrated Power Pulsation Buffer (MPPB)

- State-of-the-Art
- Electrical Energy Storage **C**_{DC}





■ Avoid Electrolytic Capacitors (1ltr.) → Increased Lifetime

- Proposed MPPB Concept
- Mechanical Energy Storage J_{M}

$$\Delta \omega = \frac{P_0}{2\pi \, 2f_{\rm G}} \, \frac{1}{\overline{\omega} \, J_{\rm M}}$$



 \rightarrow Electrolytic-Less 1 Φ AC-Supplied VSD System

Focus of the Talk

Part I: Single-Inverter Topology



Part II: Dual-Inverter Topology



Part III: dv/dt-Limited PWM-Based VSD Systems

ETH zürich

Part I— Single-Inverter (SI) Topology —





SI – Topology

Two-Stage Implementation

■ I. PFC Rectifier

- Boost-Type
- Totem-Pole with Unfolder Leg
- Three Interleaved HF Legs
- Intermediate DC-Link
- Electrolytic-Less
- Nominal: 650Vdc
- Maximum: 800Vdc
- \rightarrow 1.2 kV SiC MOSFETs
- II. Three-Phase Inverter
- Two-Level
- Voltage Source Inverter (VSI)



\rightarrow How to Control?



SI - Control

- **Control Objectives:** PFC Operation, DC-Link Voltage and Average Speed Control
- Implemented in Cascaded Fashion ٠
- Based on Grid Power Feedforward and Inner Current Control Loops ٠



 \rightarrow Verified by Circuit Simulation for $C_{DC} = 60 \,\mu\text{F} - \text{only } 8 \,\mu\text{F/kW}$

 \rightarrow Voltage / Speed Ripple 34V_{pkpk} / 120 rpm_{pkpk}

 $v_{\rm G}$

800

400

9/44

ETH zürich

Performance Analysis





ETH zürich

SI – Comparative Phase Current Analysis

- Conventional System ($i_{Md} = 0 A$)
- Torque-Generating Current

 $i_{\mathrm{Mq}} = I_{\mathrm{M0}} = \frac{2P_0}{3V_{\mathrm{P}}} \sim T_{\mathrm{L}}$

- Electrolytic-Less MPPB ($i_{Md} = 0 A$)
- Torque-Generating Current

 $i_{\mathrm{Mq}} = I_{\mathrm{M0}} \left[1 + \cos(4\pi f_{\mathrm{G}} t) \right] \sim t_{\mathrm{M}}$

• **dq-Transformation** with $\boldsymbol{\varepsilon} = \boldsymbol{p} \boldsymbol{\overline{\omega}} \boldsymbol{t}$





Comparison





• Superposition: $i_{\text{Ma}} = -I_{\text{M0}} \left[\sin(p\overline{\omega} t) + \frac{1}{2}\sin(p\overline{\omega} t + 4\pi f_{\text{G}} t) + \frac{1}{2}\sin(p\overline{\omega} t - 4\pi f_{\text{G}} t) \right]$

 $2I_{M0}$

ightarrow Harmonic Components @ $par{\omega}$, $par{\omega} + 4\pi f_{
m G}$ and $par{\omega} - 4\pi f_{
m G}$

SI – Phase Conduction Losses

- Harmonic Components: $p\overline{\omega}$, $p\overline{\omega} + 4\pi f_{\rm G}$ and $p\overline{\omega} 4\pi f_{\rm G}$
- Standing Waves for $p\overline{\omega} = 4\pi f_{\rm G}$ (100 Hz) and $p\overline{\omega} = 2\pi f_{\rm G}$ (50 Hz)
- Similar to Startup
- Asymmetric Phase Stresses



12/44

→ Restricted Frequency Ranges

- Total Conduction Losses Remain
- → Degree of Freedom: Number of Pole Pairs *p*



SI – Performance Analysis: Motor and Inverter

- M. Motor
- Conventional System $P_{VM0} = P_{VMnl} + \frac{3}{2}R_s I_{M0}^2$
- Electrolytic-Less MPPB $P_{VM} = P_{VMnl} + \frac{\bar{9}}{4}R_s I_{M0}^2$
- Relative Loss Increase +25%
- I. IGBT Inverter

 $P_{\rm VI} = 3V_{\rm f}I_{\rm PHavg} + 3f_{\rm Isw}k_1I_{\rm PHavg}$

- No Additional Losses High Total Losses
- II. MOSFET Inverter with dv/dt-Limitation (Miller Capacitor) $P_{\rm VI} = 3R_{\rm on}I_{\rm PHrms}^2 + 3f_{\rm Isw}(k_0 + k_1I_{\rm PHavg})$
- Relative Loss Increase + 17 %
- III. MOSFET Inverter with LC-Output-Filter
 - $P_{\rm VI} = 3R_{\rm on}I_{\rm PHrms}^2 + 3f_{\rm Isw}(k_0 + k_1I_{\rm PHavg} + k_2I_{\rm PHrms}^2)$
- Relative Loss Increase + 25 %
- Peak Phase Current + 100%

ETH zürich

ightarrow Implement and Verify Hardware Demonstrator



Implementation and Verification





SI – Implementation



Motor Integration in Three Layers



ETH zürich





703W (91.4%) ■ Losses: 169 W (25%) 534W (75%) $3P_{\mathrm{VRhb}}$ 26.3 W $P_{
m VMcap}$ 16.6 W $P_{\rm VRun}$ 9.6 W P_{VMcond} $3P_{\rm VRind}$ $P_{\rm VMnl}$ $P_{\rm VRemi}$ 10.6 W 28.4 W 296W 221 W $P_{\rm VEL}$ 12 W $P_{\rm VIsw}$ P_{VIcond} 28W 53.6 W **Volume:** 8.2 ltr. (0.91 kW/ltr.)



 \rightarrow Drive System Performance: 0.91kW/ltr. and 91.4% @ 7.5 kW - IES2 Compliant

SI – Hardware Demonstrator

- Motor-Integrated Electrolytic-Less 1Φ AC-Supplied VSD System
- Time-Domain Waveforms at Nominal Operating Point
- Verification on Motor Test Bench (Specifically Developed)



- → Demonstrator Matches Expected System Behavior
- \rightarrow Verify Design Models





SI - Design Models

Loss Model

800

600

400

200

100

95

85

80 L

Efficiency η (%)

0

 $P_{\rm VDS}\left(W\right)$

Drive System Losses

• Conventional System

 $V_{\rm DC} = \overline{650\,{
m V}}$

• Electrolytic-Less MPPB 703 W (91.4%)

2

2

• Drive System Efficiency >90% for $P_0 > 5 \text{ kW}$

Measurement

MPPB without Elco

4

Mechanical Output Power P_0 (kW)

4

Mechanical Output Power P_0 (kW)

Conventional with Elco

 $\eta_{\rm DS,CONV}$

MPPB without Elco (32 m Ω Devices)

6

 $\eta_{\rm CS,MPPB}$ $\eta_{\rm M,MPPB}$

6

600W (92.6%)

 $P_{0,N}$

7.5 8

- EMI-Model
- CISPR 11 / Class A
- DM-Noise: PFC Rectifier
- CM-Noise: Inverter







→ In-Depth Model Verification - 103 W of Additional Losses to Eliminate 1 ltr. of Electrolytic Capacitors

ETH zürich

SI – DC-Link Voltage Ripple

LF DC-Link Voltage Fluctuations: 35 V

- Caused by Disturbances 200 V div div
 - DC-Link Voltage Ripple matches Simulation
 - Increase $C_{\rm DC} = 60 \,\mu \text{F}$
 - Increase $f_{sw} = 24 \text{ kHz}$
 - \rightarrow Efficiency, Power Density or Cost Penalty

Delay Time Reduction: 23 V

• Improve Controller Bandwidth





- Feedforward Term: 10V
- Counteract Motor Magnetization Power





20

30

Time t (ms)

40

50

0

10

ightarrow Analyze Grid Interruption Sustainability

ETH zürich

ETH zürich

SI – Short-Term Grid Interruption

- Objective: Ridethrough keeps System Operational
- State-of-the-Art: Covered by DC-Link Energy Storage
- MPPB Concept: Lacks any Electrical Energy Storage
- PFC Rectifier in Idle
- Inverter Controls DC-Link Voltage (Recuperation)



- Verification: 100 ms Grid Interruption @ 4.3 kW
- Load Torque «Discharges» Kinetic Energy Storage
- Ramp-Up after PLL Synchronization



 \rightarrow Not Suitable for Extended Grid Interruptions

ETH zürich

SI – Long-Term Grid Interruption

- Battery Operation
- Traditional Approach would be Feasible
- Increased Software Development Effort
- Requires Active Switching between AC and DC Operation
- Employment of Identical Control Structure
- Verification of DC-Operation at 1.2 kW @ 1000 rpm



 \rightarrow Comprehensive Validation of the MPPB Concept



Part II Dual-Inverter (DI) Topology





DI – Topology

- Dual-Inverter Implementation
- Avoids Boost Stage
- No Boost Inductor
- No HF Bridge-Legs
- Power Buffer Required
- Apply MPPB Concept
- Electrolytic-Less
- Implementation Effort
- Diodes
- IGBT Six-Pack Modules
- Film Capacitors
- OEW PMSM









 \rightarrow Investigate Operation to Ensure $p_2(t) = 0$ W

ETH zürich

DI – Operation

• Ensure $p_2(t) = \underline{v}_2 \cdot \underline{i}_M = 0 W$ (Space Vector Representation)

• Case I: $V_P < v_{1max}(t) = 0.5 v_G(t)$ • Ensure $v_2 = 0 V$ and $\underline{v}_1 = j V_P$



- VSI 2 Provides No Voltage
- Zero d-Current Component

\rightarrow Performance Analysis

• Case II: $V_P \ge v_{1\max}(t) = 0.5 v_G(t)$ • Ensure $\underline{v}_2 \succeq \underline{i}_M$ and $\underline{v}_1 = j V_P - \underline{v}_2$



- → Select $|\underline{v}_1| = v_{1 \max}$ and $\underline{v}_1 \parallel \underline{i}_M$
- VSI 2 Provides Required Voltage Difference but No Active Power
- Non-Zero d-Current Component

23/44

ETH zürich

DI – Phase Current Stress

- Implementation With Electrolytic Capacitors
- For $V_{\rm P} = V_0 = 125 \,\rm V Grid Voltage Limit$
- $I_{\rm PH0rms} = 33 \, {\rm A}$

ETH zürich



- Electrolytic-Less MPPB Implementation
- For $V_{\rm P} = V_0 = 125 \,\rm V$
- $I_{\rm PHrms} = 41 \, {\rm A}$



For $V_{Gmin} = 360 \text{ Vrms}$

- Electrolytic-Less MPPB Implementation
- For $V_{\rm P} = 2V_0 = 250 \rm V$
- $I_{\rm PHrms} = 24 \, {\rm A}$



DI – Performance Evaluation

- Degree of Freedom: Motor Voltage $V_{\rm P}$
- Influence on
- Secondary DC-Link Voltage V_{DC2}
- Phase Current Stress *I*_{PHrms}



- System Specifications
- Mech. Output Power 7.5 kW
- Mech. Speed 3700 rpm
- Grid Voltage
- Grid Frequency 50 Hz
- Switching Frequency 16 kHz
- Normalized to State-of-the-Art (with Electrolytic Capacitor)
- AVG Conduction Losses: -45%
- RMS Conduction Losses: -45%
- Switching Losses: -15%

Performance Indices



• Switching Losses

$$\varsigma = \sum_{k} \langle v_{\mathrm{T,k}} + i_{\mathrm{T,k}} \rangle_{T_{\mathrm{G}}}$$



 \rightarrow Semiconductor Loss Reduction up to 30% @ $V_{\rm P}$ = 2 V_0

ETH zürich

•

360...480Vrms

ETH zürich

DI - Control

- **Control Objectives:** PFC Operation, DC-Link Voltage and Average Speed Control
- Implemented in Cascaded Fashion
- Based on Grid Power Feedforward and Voltage Division







Part III dv/dt-Limited PWM-Based VSD Systems





Variable Speed Drive (VSD) Systems

- Application Fields
- Industry Automation / Robotics
- Material Machining / Processing
- Pumps / Fans / Compressors
- Transportation
- Etc.
- → Account for 60% of Electrical Energy Consumed in Industry

Common Specifications

- DC-Link Voltage
- Power Range
- Switching Frequency
- Semiconductor Technology









→ Si IGBT: Limited Performance in Efficiency and Power Density!

ETH zürich

State-of-the-Art IGBT Inverter

• Si IGBT with Antiparallel Diodes (1.2 kV)



- Performance Characterization
- Si IGBT with Si/SiC Diode
- Bidirectional On-state Voltage Drop
- Low Switching Speed

ETH zürich

Large Chip Area High Conduction Losses High Switching Losses







→ Performance Improvement with Silicon Carbide (SiC) ?

Next Generation SiC Inverter (1)

SiC MOSFET with Internal Diodes (1.2 kV)



Voltage Spikes at Machine Terminals (a) Line-to-Line Voltage (b) Line-to-Earth Voltage (c) Voltage Across First Coil





Source: Bakran / ECPE 2019

80

60

40

20

Performance Characterization

Sic MOSFET ٠

ETH zürich

- Low On-State Resistance ٠
- High Switching Speed ٠
- High dv/dt at Machine Terminals ٠
- Increased EMI-Emissions ٠
- \rightarrow dv/dt Limitation Required!

Smaller Chip Area **Lower** Conduction Losses Lower Switching Losses

Partial Discharge Phenomena Progressive Insulation Aging **Radiated and Conducted**







800

Next Generation SiC Inverter (2)

■ SiC MOSFET with Internal Diodes (1.2 kV) with dv/dt-Limitation



- **Performance Characterization**
- Sic MOSFET ٠

ETH zürich

- Low On-State Resistance ٠
- High Switching Speed ٠
- Limited dv/dt at Machine Terminals ٠
- **Reduced** EMI-Emissions ٠
- \rightarrow Investigate dv/dt-Limitation Concepts

Smaller Chip Area **Lower** Conduction Losses Lower Switching Losses

Prevent Partial Discharge Phenomena **Prevent** Progressive Insulation Aging **Radiated and Conducted**

(b)







dv/dt-Limitation Comparison



Comparison of dv/dt-Limitation Techniques (1)

- Passive Concept Capacitive Losses
- 1.) LCR-Filter
- 2.) Clamped LC-Filter



- Hybrid Concept Switching Losses (3 f_{sw})
- 1.) Two-Step Transition
- 2.) Multi-Step Transition



- Active Concept Overlap Losses
- 1.) Miller Capacitor C_M
- 2.) Gate Current Control



• Output Voltage Waveforms – $V_{DC} = 800 \text{ V}$, $P_{out} = 10 \text{ kW}$, dv/dt = 6 V/ns





Comparison of dv/dt-Limitation Techniques (2)

 Comparative Evaluation of Passive and Active Concept

- Specifications: $V_{DC} = 800 \text{ V}$, $P_{out} = 10 \text{ kW}$, $f_{sw} = 16 \text{ kHz}$
- 1.2 kV, 16 m Ω SiC-MOSFET with Kelvin-Soruce





 \rightarrow Verify Results in the Lab!



Miller Capacitor Based dv/dt-Limitation





MC – Employ External Miller Capacitor C_M

- Half-Bridge Switching Behavior
- **Positive** Phase Current **High Side Transistor** initiates Transitions



• Negative Phase Current – Low Side Transistor initiates Transitions





→ Slows down Switch-Node Voltage Transient – Negligible Effect on Gate Transient



MC – Current Dependency

- Turn-on
- Voltage Slope Model

 $\frac{\mathrm{d}v_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{\mathrm{on}} \approx \frac{\mathrm{d}v_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{\mathrm{0}}$

- Turn-off
- Voltage Slope Model

$$\frac{\mathrm{d}v_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{\mathrm{off}} \approx \begin{cases} \frac{I_{\mathrm{off}}}{I_{\mathrm{k}}} \frac{\mathrm{d}v_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{0} & \text{if} \quad I_{\mathrm{off}} < I_{\mathrm{k}} \\ \frac{\mathrm{d}v_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{0} & \text{if} \quad I_{\mathrm{off}} \ge I_{\mathrm{k}} \end{cases}$$

- With the Kink Current $I_{\rm k} = C_{\rm eff} \left. \frac{\mathrm{d} v_{\rm DS}}{\mathrm{d} t} \right|_0$
- Turn-off @ Very Low Current
- Incomplete ZVS
- Inherently Covered
- dv/dt-Limitation Still met



- Component Effort
- T0 247-4
- Gate Driver
- Miller Capacitor (pF)
- Gate Resistor



→ Negligible Capacitor Volume

 \rightarrow Design Gate Drive for ZCS (Turn-on) and Maximum Turn-off Current

ETH zürich

MC – Voltage Slope Model

Turn-Off @ 45 A with $R_{G,off}$ and C_M

 $\frac{\mathrm{d}\nu_{\mathrm{DS}}}{\mathrm{d}t}\Big|_{\mathrm{off}} = \frac{\nu_{\mathrm{M}} - \nu_{\mathrm{G,off}}}{R_{\mathrm{G,off}}C_{\mathrm{M}} + R_{\mathrm{G,off}}C_{\mathrm{GD}} + R_{\mathrm{int}}C_{\mathrm{GD}} + \tau_{\mathrm{off}}}$

 $+ H^{V_{G,on}}$

- Miller Voltage V_M
- Sweep $R_{G,off}$ and C_M
- \rightarrow Model match Measurement





- Threshold Voltage $v_{\rm th}$
- Sweep $R_{G,on}$ and C_M
- \rightarrow Model match Measurement



V_{G,on}

 $v_{\rm M}$

G,off



- \rightarrow Voltage Slope Limit depend only on Gate Drive
- → Switching Loss Dependency on Gate Drive Configuration?

ETH zürich

MC - Loss Model and Verification



Switching Losses in CCM Operation – Piecewise Linear Loss Function

$$E_{sw}(I_{sw}) = \begin{cases} V_{DC}Q_{tot} + k_{on}I_{sw} & \text{if } I_{sw} < I_{k} \\ V_{DC}Q_{tot} + k_{on}I_{sw} + k_{off}(I_{sw} - I_{k}) & \text{if } I_{sw} \ge I_{k} \end{cases}$$

• With
$$k_{\text{on}} = \frac{1.35}{2} V_{\text{DC}}^2 / \left. \frac{\mathrm{d}v_{\text{DS}}}{\mathrm{d}t} \right|_0$$
 and $k_{\text{on}} = \frac{1}{2} V_{\text{DC}}^2 / \left. \frac{\mathrm{d}v_{\text{DS}}}{\mathrm{d}t} \right|_0$

- Verification for Sinusoidal Phase Current @ 15 V/ns
- Inverter Efficiency: up to **99.4%** @ $f_{sw} = 16 \text{ kHz}$
- Loss Reduction of up to 8 % by Miller Capacitor ($C_{M} = 50 \text{ pF}$)



→ Excellent Matching and Superior Performance



Passive Filter Based dv/dt-Limitation





PF – Theory

Topology and Waveforms



..........

v_{a*n}

- Selected Components for 5 V/ns
 - Filter:
 - $L_{\rm o} = 11.2 \text{ uH}, C_{\rm o} = 1.12 \text{ nF}$
 - Damping Network: $R_p = R_n = 15 \Omega$, $C_p = C_n = 10 nF$
- Transistor:

•

٠

1.2 kV, 16 m Ω SiC-MOSFET with Kelvin-Soruce

Filter Transfer Function (Considering Winding Capacitance)



\rightarrow Implement in Hardware

 $v_{\rm an}$

 l_{La}

ETH zürich

PF – Hardware and Measurement Results



■ Waveforms: Motor Currents @ 4 000 rpm, 25 Nm



■ Voltage Transition - Motor Terminal U vs. PE: < 5 V/ns due to Machine Capacitance





Results & Conclusions

Part I: Single-Inverter Topology

- MPPB Concept
 - Elim. Electrolytic Capacitors in 1Φ AC-Supplied VSD Systems
 - Performance Analysis: Motor and Inverter
- Motor-Integrated Hardware Demonstrator
 - Achieving 8µF/kW within the DC-Link
 - Drive System Perf.: 0.91 kW/ltr. and 91.4% @ 7.5 kW
 - In-Depth Validation

Part II: Dual-Inverter Topology

- Dual-Inverter Employing the MPPB Concept
 - Low Effort Implementation
 - Analysis of Operation and Control Structure
 - Semiconductor Loss Reduction of up 30%

Part III: dv/dt-Limited PWM-Based VSD Systems

- Miller Capacitor Based dv/dt-Limitation
 - Protection of Motor Winding System
 - 99.4% Inverter Eff. @ 15 V/ns and 16 kHz











Outlook – Research Topics regarding VSD Concepts

1) Passive dv/dt-Filter

Improved Performance at low dv/dt-Limits •



2) S-TCM Zero-Voltage-Switching Inverter

• Low Sw. Losses / Limited Sw. Freq. Variation / Sin. Motor Voltages



3) 3- Φ **AC/AC Current Source Converter**

Sin. Motor Voltage / Low # of Mag. Components •









Thank You!

March 4, 2022

