

# **Indirect Matrix Converter**

Johann W. Kolar Thomas Friedli

#### ETH Zurich, Swiss Federal Institute of Technology Power Electronic Systems Laboratory

ETH-Zentrum / ETL CH-8092 Zurich, Switzerland Phone: +41-44-632-2833 Fax: +41-44-632-1212 www.pes.ee.ethz.ch kolar@lem.ee.ethz.ch



## Schedule

Indirect Matrix Converter (IMC)

Johann W. Kolar, Thomas Friedli

- Basics
- Comparison with Conventional (Direct) MC
- IMC Modulation Schemes
- Dimensioning
- EMI Filter Design
- Hardware Implementation
- Experimental Results

#### Coffee Break

- Indirect Matrix Converter vs. Back-To-Back Converter Johann W. Kolar, Thomas Friedli
- Future Research and Development, Discussion Johann W. Kolar, Patrick Wheeler





## **Classification of AC-AC Converter Topologies**



- **MC Features:** Sinusoidal input and output currents
  - Unity power factor at the input
  - No energy storage elements: size and weight reduction







# Indirect Matrix Converter (IMC)





## **Basic Matrix Converter Topologies**

**Conventional Matrix Converter** 

**Indirect Matrix Converter** 



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

## **Conventional Matrix Converter (CMC)**

## Mathematical Description of the Basic Operating Behavior

## **Voltage Conversion**

# $\begin{pmatrix} u_A \\ u_B \\ u_C \end{pmatrix} = \begin{pmatrix} sAa & sAb & sAc \\ sBa & sBb & sBc \\ sCa & sCb & sCc \end{pmatrix} \cdot \begin{pmatrix} u_a \\ u_b \\ u_c \end{pmatrix}$ $\underline{u}_{ABC} = \underline{S} \cdot \underline{u}_{abc}$

 $u_a, u_b, u_c$ : Input voltages  $u_A, u_B, u_C$ : Output voltages **Current Conversion** 

$$\begin{pmatrix} i_{a} \\ i_{b} \\ i_{c} \end{pmatrix} = \begin{pmatrix} sAa & sBa & sCa \\ sAb & sBb & sCb \\ sAc & sBc & sCc \end{pmatrix} \cdot \begin{pmatrix} i_{A} \\ i_{B} \\ i_{C} \end{pmatrix}$$
$$\underline{i}_{abc} = \underline{S}^{T} \cdot \underline{i}_{ABC}$$
$$i_{a}, i_{b}, i_{c} : \text{ Input currents}$$

 $i_A, i_B, i_C$ : Output currents



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

## Conventional → Indirect Matrix Converter (IMC)

Voltage Conversion Split into Rectifier and Inverter Stage

$$\begin{pmatrix} u_{A} \\ u_{B} \\ u_{C} \end{pmatrix} = \begin{pmatrix} spA & snA \\ spB & snB \\ spC & snC \end{pmatrix} \cdot \begin{pmatrix} sap & sbp & scp \\ san & sbn & scn \end{pmatrix} \cdot \begin{pmatrix} u_{a} \\ u_{b} \\ u_{c} \end{pmatrix}$$
$$\underbrace{u_{ABC}} = \underbrace{S_{Inv}} \cdot \underbrace{S_{Rect}} \cdot \underbrace{u_{abc}} \\ \underbrace{u_{DC}} = \begin{pmatrix} u_{p} \\ u_{n} \end{pmatrix} = \underbrace{S_{Rect}} \cdot \underbrace{u_{abc}}$$

- Introduction of a fictitious rectifier and inverter stage
- Fictitious DC link voltage and DC link current
- Modulation as for DC link converters

Indirect Matrix Converter can be considered as a physical implementation of a mathematical concept





## Functional Equivalence of the IMC and the CMC



- Operation of the IMC is restricted to  $u_{pn} > 0$
- Remaining switching states identical to those of CMC

No	1	D	c		c.	c.		e	c		c	c			.,	;	;	;
1	A	D	C	S <sub>Aa</sub>	SAb	SAC	3Ba	SBb	SBC	3Ca	SCb	SCc	u <sub>AB</sub>	UBC	UCA	$\iota_a$	lb O	l <sub>c</sub>
2	$\frac{a}{b}$	$\frac{a}{b}$	$a_{b}$	1	1	0	1	1	0	1	1	0	0	0	0	0	0	0
2	D	D	D	0	1	1	0	1	1	0	1	1	0	0	0	0	0	0
5	С	С	С	0	0	1	0	0	1	0	0	1	0	0	0	0	0	0
4	<i>a</i>	С	С	1	0	0	0	0	1	0	0	1	$-u_{ca}$	0	$u_{ca}$	$l_A$	0	-l <sub>A</sub>
5	0	С	С	0	1	0	0	0	1	0	0	1	$u_{bc}$	0	$-u_{bc}$	0	$l_A$	$-l_A$
- 7	D	a	a	0	1	0	1	0	0	1	0	0	$-u_{ab}$	0	$u_{ab}$	$-l_A$	$l_A$	0
/	С	a	a	0	0	1	1	0	0	1	0	0	$u_{ca}$	0	$-u_{ca}$	$-l_A$	0	l <sub>A</sub>
8	С	b	b	0	0	1	0	1	0	0	1	0	$-u_{bc}$	0	$u_{bc}$	0	$-i_A$	<i>i</i> <sub>A</sub>
9	а	b	b	1	0	0	0	1	0	0	1	0	$u_{ab}$	0	- <i>U</i> ab	$i_A$	$-\dot{l}_A$	0
10	с	а	с	0	0	1	1	0	0	0	0	1	$u_{ca}$	$-u_{ca}$	0	$i_B$	0	$-i_B$
11	С	b	С	0	0	1	0	1	0	0	0	1	$-u_{bc}$	$u_{bc}$	0	0	$i_B$	$-i_B$
12	а	b	а	1	0	0	0	1	0	1	0	0	$u_{ab}$	$-u_{ab}$	0	$-i_B$	$i_B$	0
13	а	С	а	1	0	0	0	0	1	1	0	0	$-u_{ca}$	$u_{ca}$	0	$-i_B$	0	$i_B$
14	b	С	b	0	1	0	0	0	1	0	1	0	$u_{bc}$	$-u_{bc}$	0	0	$-i_B$	$i_B$
15	b	а	b	0	1	0	1	0	0	0	1	0	-u <sub>ab</sub>	$u_{ab}$	0	$i_B$	$-i_B$	0
16	с	с	а	0	0	1	0	0	1	1	0	0	0	$u_{ca}$	- <i>U</i> <sub>ca</sub>	$i_C$	0	$-i_C$
17	с	с	b	0	0	1	0	0	1	0	1	0	0	$-u_{bc}$	$u_{bc}$	0	$i_C$	$-i_C$
18	а	а	b	1	0	0	1	0	0	0	1	0	0	$u_{ab}$	- <i>U</i> ab	$-i_C$	<i>i</i> <sub>C</sub>	0
19	а	а	С	1	0	0	1	0	0	0	0	1	0	- <i>u</i> <sub>ca</sub>	$u_{ca}$	$-i_C$	0	$i_C$
20	b	b	С	0	1	0	0	1	0	0	0	1	0	$u_{bc}$	$-u_{bc}$	0	$-i_C$	<i>i</i> <sub>C</sub>
21	b	b	а	0	1	0	0	1	0	1	0	0	0	- <i>u</i> <sub>ab</sub>	$u_{ab}$	$i_C$	$-i_C$	0
22	а	b	С	1	0	0	0	1	0	0	0	1	<i>U</i> <sub>ab</sub>	$u_{bc}$	$u_{ca}$	i <sub>A</sub>	$i_B$	ic
23	а	С	b	1	0	0	0	0	1	0	1	0	$-u_{ca}$	$-u_{bc}$	$-u_{ab}$	$i_A$	i <sub>C</sub>	$i_B$
24	b	а	с	0	1	0	1	0	0	0	0	1	-u <sub>ab</sub>	$-u_{ca}$	$-u_{bc}$	$i_B$	i <sub>A</sub>	ic
25	b	С	а	0	1	0	0	0	1	1	0	0	$u_{bc}$	$u_{ca}$	<i>u</i> <sub>ab</sub>	$i_C$	i <sub>A</sub>	$i_B$
26	с	а	b	0	0	1	1	0	0	0	1	0	$u_{ca}$	<i>U</i> <sub>ab</sub>	$u_{bc}$	$i_B$	$i_C$	$i_A$
27	с	b	а	0	0	1	0	0	1	1	0	0	$-u_{bc}$	-Uab	- <i>U</i> <sub>ca</sub>	$i_C$	$i_B$	i <sub>A</sub>
•	•	•	•	•						•							-	
:																		

70	b	b	С	0	1	0	0	0	1	1	1	0	0	И <sub>bc</sub> -И	$u_{bc}$ $u_{bc}$	0	$-i_C$	$i_C$
71	b	b	а	1	0	0	0	1	0	0	0	1	0	$-u_{ab}$ $u_{a}$	ab Uab	$i_C$	$-i_C$	0
72	b	b	а	0	1	0	1	0	0	1	1	0	0	$-u_{ab}$ $u_{ab}$	$u_{ab}$ - $u_{ab}$	$i_C$	$-i_C$	0









**Constraints:** 

- No mains phases short-circuited
- No interruption of *i*

Example: *i* > 0,  $u_{ab}$  < 0,  $aA \rightarrow bA$ 



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich





**Constraints:** 

- No mains phases short-circuited
- No interruption of *i*

Example: *i* > 0,  $u_{ab}$  < 0,  $aA \rightarrow bA$ 







Example: *i* > 0,  $u_{ab}$  < 0,  $aA \rightarrow bA$ 



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

**APEC 2007** 11



Example: *i* > 0,  $u_{ab}$  < 0,  $aA \rightarrow bA$ 



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich No interruption of *i*





Example: *i* > 0,  $u_{ab}$  < 0,  $aA \rightarrow bA$ 



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich • No interruption of *i* 



























































$$u = u_{ab}$$
  
 $i = i_A$ 







#### **Summary**

- Simple and robust modulation scheme as it is independent of voltages and currents (sign)
- Negligible rectifier switching losses due to zero current commutation of the rectifier stage





## **Space Vector Modulation**

Derivation

Intervals considered

 $\varphi_1 = 0...\pi/6$   $\varphi_2 = 0...\pi/6$ 

Free-wheeling limited to Inverter Stage  $d_{ab} + d_{ac} = 1$ 

**Local Average Value of Input Currents**  $\bar{i}_a = (d_{ab} + d_{ac}) \bar{i}, \qquad \bar{i}_b = d_{ab} \bar{i}, \qquad \bar{i}_c = d_{ac} \bar{i}$ 

**Ohmic Fundamental Mains Behavior** 

 $\begin{aligned} \cos \Phi_1 &= 1 \\ \bar{i}_a &\sim u_a; \qquad \bar{i}_b &\sim u_b; \qquad \bar{i}_c &\sim u_c \end{aligned}$ 

#### **Relative Turn-on Times**

$$d_{ac} = -\frac{\overline{i}_c}{\overline{i}_a} = -\frac{u_c}{u_a};$$

$$d_{ab} = -\frac{\overline{i}_b}{\overline{i}_a} = -\frac{u_b}{u_a}$$

#### $\overline{u}$ $u_{ac}$ $i_A$ i1 -ic $-i_C$ Sapa Sbpb Scpc Sana Sbnb Scnc SASBSC $\begin{array}{c} \tau(110), \mbox{ ac} \\ \tau(111), \mbox{ ac} \\ \tau(111), \mbox{ ab} \\ \tau(100), \mbox{ ab} \\ \tau(100), \mbox{ ab} \\ \tau(111), \mbox{ ab} \\ \tau(111), \mbox{ ac} \\ \tau(111), \mbox{ ac} \end{array}$ **T**(100), ac $\tau_{(110),\,ac}$ **τ**(100), ac $\frac{i}{2}T_p$ $t_{\mu} = 0$ $T_p$

#### **Time Intervals**

$$\tau_{ac} = d_{ac}T_P/2 \qquad \tau_{ab} = d_{ab}T_P/2$$





Identical Phase/Duty Cycle of Active Inverter Switching States (100), (110) in  $\tau_{ac}$  and  $\tau_{ab}$ 

$$\begin{split} \delta_{(100),ac} &= \frac{\tau_{(100),ac}}{\tau_{ac}} = \delta_{(100),ab} = \frac{\tau_{(100),ab}}{\tau_{ab}} = \delta_{(100)} & \underline{u}_{(100)} = \frac{2}{3}u \\ \delta_{(110),ac} &= \frac{\tau_{(110),ac}}{\tau_{ac}} = \delta_{(110),ab} = \frac{\tau_{(110),ab}}{\tau_{ab}} = \delta_{(110)} & \underline{u}_{(110)} = \frac{2}{3}ue^{j\frac{\pi}{3}} \end{split}$$

#### Generated Output Voltage Space Vector

$$\begin{split} \underline{u}_{2}^{*} &= \frac{\frac{2}{3}}{\frac{T_{P}}{2}} (u_{ac} \tau_{(100),ac} + u_{ab} \tau_{(100),ab} + u_{ac} e^{j\frac{\pi}{3}} \tau_{(110),ac} + u_{ab} e^{j\frac{\pi}{3}} \tau_{(110),ab}) \\ \underline{u}_{2}^{*} &= \frac{\frac{2}{3}}{\frac{T_{P}}{2}} (u_{ac} \tau_{ac} \delta_{(100)} + u_{ab} \tau_{bc} \delta_{(100)} + u_{ac} \tau_{ac} \delta_{(110)} e^{j\frac{\pi}{3}} + u_{ab} \tau_{bc} \delta_{(110)} e^{j\frac{\pi}{3}} \\ &= \frac{2}{3} (u_{ac} \frac{\tau_{ac}}{\frac{1}{2} T_{P}} + u_{ab} \frac{\tau_{ab}}{\frac{1}{2} T_{P}}) \delta_{(100)} + \frac{2}{3} (u_{ac} \frac{\tau_{ac}}{\frac{1}{2} T_{P}} + u_{ab} \frac{\tau_{ab}}{\frac{1}{2} T_{P}}) e^{j\frac{\pi}{3}} \delta_{(110)} \\ &= \frac{2}{3} (u_{ac} d_{ac} + u_{ab} d_{ab}) \delta_{(100)} + \frac{2}{3} (u_{ac} d_{ac} + u_{ab} d_{ab}) e^{j\frac{\pi}{3}} \delta_{(110)}. \end{split}$$

#### Local Average Value of the DC Link Voltage

$$\overline{u} = u_{ab}d_{ab} + u_{ac}d_{ac}$$

Power Electronic Systems \_\_\_\_\_\_ Laboratory

**Output Voltage Space Vector** 

$$\underline{u}_{2}^{*} = \frac{2}{3}\overline{u}\delta_{(100)} + \frac{2}{3}\overline{u}e^{j\frac{\pi}{3}}\delta_{(110)}$$

Therefore, Calculation of the Relative On-Times of the Active Switching States of the Output Stage can be Directly Based on  $\bar{u}$ 

$$\delta_{(100)} = \frac{\sqrt{3}}{2} \frac{|\underline{u}_{2}^{*}|}{\frac{1}{2}\overline{u}} \cos(\varphi_{2}^{*} + \frac{\pi}{6}) \qquad \tau_{(100),ac} = -\frac{1}{\sqrt{3}} T_{P} \frac{U_{2}^{*}}{U_{1}^{2}} u_{c} \cos(\varphi_{2}^{*} + \frac{\pi}{6}) \\ \delta_{(110)} = \frac{\sqrt{3}}{2} \frac{|\underline{u}_{2}^{*}|}{\frac{1}{2}\overline{u}} \sin \varphi_{2}^{*} \qquad \tau_{(100),ab} = -\frac{1}{\sqrt{3}} T_{P} \frac{\hat{U}_{2}^{*}}{\hat{U}_{1}^{2}} u_{b} \cos(\varphi_{2}^{*} + \frac{\pi}{6}) \\ \rightarrow \text{Absolute On-Times} \qquad \tau_{(110),ac} = -\frac{1}{\sqrt{3}} T_{P} \frac{\hat{U}_{2}^{*}}{\hat{U}_{1}^{2}} u_{c} \sin \varphi_{2}^{*} \\ \tau_{(110),ab} = -\frac{1}{\sqrt{3}} T_{P} \frac{\hat{U}_{2}^{*}}{\hat{U}_{1}^{2}} u_{b} \sin \varphi_{2}^{*} \end{cases}$$

Local Average Value of the DC Link Voltage

$$\overline{u} = \frac{3}{2}\hat{U}_1 \frac{1}{\cos(\omega_1 t)} \qquad \overline{u}_{\min} = 3/2\hat{U}_1$$

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

#### **Output Voltage Formation**



of the Inverter Modulation Index

$$m_{2} = \frac{|\underline{u}_{2}^{*}|}{\frac{1}{2}\overline{u}} = \frac{4}{3}\frac{\hat{U}_{2}^{*}}{\hat{U}_{1}}\cos(\omega_{1}t)$$



Swiss Federal Institute of Technology Zurich

#### **Power Electronic Systems** Laboratory

#### Clamping

- Clamping of each output phase over a π/3-wide interval to minimize switching losses
- Switch conducting the largest current is clamped

#### **Clamping over an Output Period**

$\varphi_2 = \omega_2 t$	$u_A$	$u_B$	<i>u</i> <sub>C</sub>
0 π/6	$u_p$	$u_p, u_n$	$u_p, u_n$
π/6 π/2	$u_p, u_n$	$u_p, u_n$	$u_n$
π/2 5π/6	$u_p, u_n$	$u_p$	$u_p, u_n$
5π/67π/6	$u_n$	$u_p, u_n$	<i>u<sub>p</sub></i> , <i>u<sub>n</sub></i>
7π/63π/2	<i>и</i> <sub>n</sub> , <i>и</i> <sub>p</sub>	$u_p, u_n$	$u_p$
3π/211π/6	<b>И</b> п, <b>И</b> р	$u_n$	$u_p, u_n$
11π/6 0	$u_p$	$u_n, u_p$	$u_p, u_n$





#### **Input Current Formation**

Load Phase Currents 
$$i_A = \hat{I}_2 \cos(\omega_2 t + \Phi_2)$$
  
 $i_B = \hat{I}_2 \cos(\omega_2 t - \frac{2\pi}{3} + \Phi_2)$   
 $i_C = \hat{I}_2 \cos(\omega_2 t + \frac{2\pi}{3} + \Phi_2)$ 

Verify Equal Local Average Value  $\bar{\imath}$  of the DC Link Current in  $\tau_{ac}$  and  $\tau_{ab}$ 

$$\bar{i}_{ac} = \frac{1}{\tau_{ac}} (i_A \delta_{(100),ac} \tau_{ac} - i_C \delta_{(110),ac} \tau_{ac}) = i_A \delta_{(100)} - i_C \delta_{(110)}$$

$$\bar{i}_{ab} = \frac{1}{\tau_{ab}} (i_A \delta_{(100),ab} \tau_{ab} - i_C \delta_{(110),ab} \tau_{ab}) = i_A \delta_{(100)} - i_C \delta_{(110)}$$

$$\bar{i} = \bar{i}_{ac} = \bar{i}_{ab} = \frac{3}{4} m_2 \hat{I}_2 \cos \Phi_2 = \hat{I}_2 \frac{\hat{U}_2^*}{\hat{U}_1} \cos \Phi_2 \cos(\omega_1 t)$$
Variation of Input Stage Modulation  
Index due to Varying  $\bar{\tau}$ 

$$m_1 = \frac{|\bar{i}_1|}{\bar{i}} = \frac{1}{\cos \omega_1 t}$$
Resulting Input Current Space Vector  

$$|\bar{i}_1| = \bar{i} m_1 = \hat{I}_2 \frac{\hat{U}_2^*}{\hat{U}_1} \cos \Phi_2 \cos(\omega_1 t) \frac{1}{\cos \omega_1 t} = \hat{I}_1$$





#### **Resulting Input Phase Currents**

 $\bar{i}_a = \hat{I}_1 \cos(\omega_1 t)$  $\bar{i}_b = \hat{I}_1 \cos(\omega_1 t - \frac{2\pi}{3})$  $\bar{i}_c = \hat{I}_1 \cos(\omega_1 t + \frac{2\pi}{3})$ 

## **Space Vector Modulation Summary**

- Phase of resulting input vector is adjustable
- Output voltage vector u<sub>2</sub>\* is adjustable
- PWM pattern is specific for each combination of input and output stage sectors





Inverter (output) stage



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



Swiss Federal Institute of Technology Zurich





- One input phase (a) is clamped to one DC link bus (p)
- Other input phases (b, c) are switched to the remaining DC link bus (n)



- No input phase is clamped to the DC link bus
- One input phase (b) is switched between the positive (p) and the negative (n) bus
- Current blocks of both polarities appear in one input phase (b)



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

#### **Switching Losses**

#### Output Common Mode Voltage



Reduction of switching losses of approximately 58%

Output common mode voltage is reduced to approximately 75%



Switching Losses



#### **Current Stresses**



#### **Output Current Ripple**



- Input voltage ripple doubles
- Output current ripple slightly reduced
- For given Û<sub>2</sub> (M<sub>12</sub>) the component current stress increases (conduction losses)



## **3-Level Modulation Scheme**



3 Output Voltage Level Modulation (3LV)

- Weighted combination of HV and LV modulation
- Lowers output current ripple
- Reduction of the output common voltage



## **3-Level Modulation Scheme**



Conventional / High Output Voltage Modulation (HV)

$$\hat{U}_2 = 0 \dots \frac{\sqrt{3}}{2} \cdot \hat{U}_1$$

**Low Output Voltage Modulation (LV)**  $\hat{U}_2 = 0 \dots \frac{1}{2} \cdot \hat{U}_1$ 

**3 Output Voltage Level Modulation (3LV)**  $\hat{U}_2 = \frac{1}{2} \dots \frac{\sqrt{3}}{2} \cdot \hat{U}_1$ 



## **Advanced Modulation Schemes**

Conventional:	Modified:	Modulation Differs for:		
High Output Voltage Modulation	Low Output Voltage Modulation + Reduced Switching Losses - Max. Output Voltage is Reduced	Input Stage (Formation of DC-link Voltage)		
Switching Losses in Output Stage Only	Switching Loss Shifting to Input Stage+ Shifting & Splitting Switching Losses- Works for Output Phase Displacement φ2 < π/6 & High Output Currents Only	Input- & Output Stage (Commutation Interaction)		
None Reactive Power Coupling	Input & Output Reactive Power Coupling RPC I RPC II + Purely Reactive Output Power can be Coupled to Purely Reactive Input Power - Works with "Switching Loss Shifting" in Special Cases Only	Input- & Output Stage (Formation of Reactive Input Current / Output Voltage)		

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

ETH
# Sparse Matrix Converter (SMC)



As the operation is restricted to  $u_{pn} > \theta$ , blocking of  $S_{na}$  within the turn-on interval of  $S_{ap}$  is not required and both transistors are combined into a single transistor  $S_a$ 







### **Sparse Matrix Converter Topologies**

Very Sparse Matrix Converter (VSMC) *Bidirectional* 



Four-Quadrant Switch IXYS FIO 50-12BD



Three-Level Output Sparse Matrix Converter *Bidirectional* 





## **Realization Effort of Matrix Converters**

Number of Transistors, Diodes and Isolated Driver Potentials

Converter Type	Transistors	Diodes	Isolated Driver Potentials
CMC	18	18	6
IMC	18	18	8
SMC	15	18	7
VSMC	12	30	10
USMC	9	18	7







## Indirect Matrix Converter Topology Overview





# **Dimensioning Procedure**





# Dimensioning

### **Basic Considerations for Drive Application**



Example of a steady state torque-speed characteristic of a PMSM

#### **Operating Point 2**

Nominal load torque:  $m_M = m_{M,N}$ , Nominal speed:  $n_M \approx n_{M,o}$ Output phase displacement:  $\Phi_2 < 10^\circ$ 

#### **Operating Point 1**

Nominal load torque:  $m_M = m_{M,N}$ , Speed near zero:  $n_M \approx 0$ Output phase displacement:  $\Phi_2 \approx 0^\circ$ 



# Dimensioning

### Loss Distribution



#### Input Stage

- Conduction losses
- Due to zero DC link current commutation, switching losses are negligible

#### **Output Stage**

- Conduction losses
- Switching losses



Positions of  $\underline{\bar{u}}_2$  and  $\underline{i}_2$  determine which semiconductors are subject to power losses



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

# Dimensioning

### **Procedure for Loss Calculation**

- Conduction and switching loss measurement on high performance test setup
- Determination of a set of parameters by a given interpolation approach (polynomial parameters)

$$K_i$$
,  $i=1...5$ 

- 2 "Universal" analytic expressions for semiconductor dimensioning at Operating point 1 (local maxima):  $\overline{p}_{Dev,max} = f(f_p, \hat{U}_1, \hat{I}_2, K_i)$ Operating point 2 (global average):  $P_{Dev} = f(f_p, \hat{U}_1, \hat{I}_2, K_i)$
- Limitation of the output current and overall converter efficiency  $\hat{I}_{2,max,OP1} = f(\overline{p_{Dev,max}}, R_{th}, T_j - T_H), \quad \hat{I}_{2,max,OP2} = f(P_{Dev}, R_{th}, T_j - T_H)$  $\eta_{,OP1} = f(\overline{p_{Dev,max}}, \hat{I}_{2,max,OP1}), \quad \eta_{,OP2} = f(P_{Dev}, \hat{I}_{2,max,OP2})$





# **Switching Loss Measurements**

### **Four Commutation Cases**

- $\Delta u > o$  and  $\Delta u < o$
- $i_{Load}$  > 0 and  $i_{Load}$  < 0

Measurement setup for an IMC, using RB-IGBTs in the input stage



Uac

**-i**c

ū

u

ī

i

İΑ



Uac

-i<sub>c</sub>

İΑ

 $\tau_{(100),ac}$ 

Ubc ..

İΑ

-ic

-**i**c

# **Switching Loss Measurements**

### **Measurement Data Processing**

Use of switching loss polynomial

$$w_{s}(u,i) = K_{1} \cdot u \cdot i_{2} + K_{2} \cdot u \cdot i_{2}^{2} + K_{3} \cdot u^{2} + K_{4} \cdot u^{2} \cdot i_{2} + K_{5} \cdot u^{2} \cdot i_{2}^{2}$$

- Coefficients are derived by least square approximation of the measured data
- Coefficients are used for analytical loss calculation





### ETH



### **Switching Loss Measurements**

### **Example of Measurement Data Output**



$$w_{Son}(u,i) = K_{Son1} \cdot u \cdot i_2 + K_{Son2} \cdot u \cdot i_2^{2} + K_{Son3} \cdot u^{2} + K_{Son4} \cdot u^{2} \cdot i_2 + K_{Son5} \cdot u^{2} \cdot i_2^{2}$$

IGBT- Switching Loss Parameter								
$T_j$		$K_1$	$K_2$	<b>K</b> 3	<i>K</i> <sub>4</sub>	<b>K</b> 5		
25°C	Soff	129	<b>-</b> 947 10 <sup>-3</sup>	471 10 <sup>-3</sup>	<b>-</b> 84.1 10 <sup>-3</sup>	$2.52 \ 10^{-3}$		
	Son	41.6	1.75	308 10 <sup>-3</sup>	$60.7 \ 10^{-3}$	-923 10 <sup>-6</sup>		
	Doff	66.6	-2.54	332 10 <sup>-3</sup>	95.4 10 <sup>-3</sup>	$2.90 \ 10^{-3}$		
120°C	Soff	179	-1.31	650 10 <sup>-3</sup>	-116 10 <sup>-3</sup>	3.48 10 <sup>-3</sup>		
	Son	70.0	2.94	518 10 <sup>-3</sup>	102 10-3	-1.55 10 <sup>-3</sup>		
	Doff	97.9	-3.73	488 10 <sup>-3</sup>	140 10 <sup>-3</sup>	4.27 10 <sup>-3</sup>		
Units		$nWs(VA)^{-1}$	$nWs(VA^2)^{-1}$	$nWs(V^2)^{-1}$	$nWs(V^2A)^{-1}$	$nWs(V^2A^2)^{-1}$		

# Used for analytical calculation





Swiss Federal Institute of Technology Zurich

# **Conduction Losses (Example for Inverter)**

**Operating Point 1** (Local Loss Maximum)

Equation

 $\overline{p}_{Dev,C,\max} = \frac{3}{16} M \hat{I}_2 \cdot \left( 2\sqrt{3} \cdot U_{F,Dev} + r_{Dev} \cdot 3\hat{I}_2 \right)$ 

 $OP1 \! \Rightarrow \! M \approx 0$ 

#### Transistor

 $M \to M \approx 0$ 

 $\overline{p}_{S,Inv,C,\max} = 0$ 

#### Diode

$$\begin{split} M \to & \left(\frac{4}{3} - M\right) \approx \frac{4}{3} \\ \overline{p}_{Dev,C,\max} &= \frac{1}{4} \hat{I}_2 \cdot \left(2\sqrt{3} \cdot U_{F,Dev} + r_{Dev} \cdot 3\hat{I}_2\right) \end{split}$$

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

### **Operating Point 2** (Global Loss Average)

#### Equation

$$P_{Dev,C} = \hat{I}_2 \left( U_{F,Dev} \frac{4 + 2\sqrt{3}M\cos\Phi_2}{8\pi} + r_{Dev} \frac{3\pi^2 + 16\sqrt{3}M\cos\Phi_2}{24\pi^2} \hat{I}_2 \right)$$

 $OP 2 \Longrightarrow M_2 = 1$ 

#### Transistor

 $M_2 \rightarrow M_2 = 1$ 

#### Diode

 $M_2 \rightarrow -M_2 = -1$ 

**Total Inverter Stage (** $P_{Inv,C}$ **):**  $P_{Inv,C} = 6 \cdot (P_{S.Inv,C} + P_{D.Inv,C})$ 



### Filter Design Procedure







### Modeled Spectral Measurement (Chain 01)







Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich



### Modeled Spectral Measurement (Chain o2)



Swiss Federal Institute of Technology Zurich

53

### Three-phase Filter (Topology and Function) and Final Result



Measurement without filter

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich Experimental result (DM conducted emission)

Final measurement



### Three-phase CM / DM Noise Separator

#### Function

Enables separate measurement of DM and CM noise in order to properly evaluate the performance of the designed filters



Dimensions: 12.0 x 9.5 x 5.7 cm (4.75 x 3.75 x 2.25 in.)



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

#### **Basic Noise Separator Schematic**







# Hardware Prototypes

# **Experimental Results**





# Very Sparse Matrix Converter

**Topology and Power Semiconductors** 



# **Very Sparse Matrix Converter**

### Hardware Construction



Input RMS voltage	230 V
Output power	6.8 kVA
Rectifier switching frequency	12.5 kHz
Inverter switching frequency	25 kHz

Power density

Efficiency

2.8 kW/dm<sup>3</sup> 46 W/in<sup>3</sup> 94.5%





Magneto resistive output current sensors from Sensitec





### **Topology and Power Semiconductors**



IXYS RB-IGBT IXRH40N120 1200 V, 40 A

FII50-12E

1200 V, 50 A

**Bidirectional power flow** 

### Hardware Construction





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

### **Measurement Results**



Operating point:  $U_1 = 230$  V,  $P_{out} = 1.5$  kW,  $f_{out} = 120$  Hz

#### Measured efficiency: $\eta \approx$ 95 %



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

### **Overall Losses**



Calculated losses distribution at the maximum output power of 6.8 kVA,  $U_1 = 230$  V,  $M = M_{max}$ , and  $\Phi_2 = 0^\circ$ ; shown for  $T_j = 25^\circ$ C



# **Ultra Sparse Matrix Converter**

### **Topology and Power Semiconductors**



#### Unidirectional power flow



Swiss Federal Institute of Technology Zurich

## **Ultra Sparse Matrix Converter**

**Special Features – Clamp Circuit** 



- Auxiliary power supply connected to DC link
- Clamping circuit with resistor combination to dissipate the energy of a load machine in braking mode

Output displacement angle: $\Phi_2 \in (-\frac{\pi}{6}, +\frac{\pi}{6})$  $i_{DC} > 0$  $\Phi_2 \notin (-\frac{\pi}{6}, +\frac{\pi}{6})$  $i_{DC} < 0 \rightarrow$  Clamp activation





### Hardware Construction



Si USMC

Si / SiC USMC SiC free-wheeling diodes in inverter stage

Input RMS voltage Rectifier switching frequency 25 (37.5) kHz Inverter switching frequency 50 (75) kHz

230 V 5.5 kVA



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

**APEC 2007** 65

## **Ultra Sparse Matrix Converter**

### **Measurement Results Showing Clamp Operation**





## **Overview of Hardware Prototypes**





# Comparison of Back-to-Back Voltage DC-Link Converter and Indirect Matrix Converter





## **Criteria for Comparison**

- Comparison of the Realization Effort Assumptions, design and losses
- Losses and Efficiency dependent on Operating Point Theoretical limits

#### Power Density

Physical layout, dimensions and power density

### EMI Filtering Effort

Design procedure, components, structure and volume





# **Comparison of Realization Effort**

### **Specifications**

Input (3~AC)

*Output (3~AC)* 

Switching frequency

*SMC*: Input  $f_p$  = 20 kHz / Output  $f_p$  = 40 kHz

400 V, +10%, -15%, 50 Hz

 $S_2 = 6.8 \text{ kVA at } T_{amb} = 45^{\circ}\text{C}$ 

BBC: Input 
$$f_p = 40$$
 kHz / Output  $f_p = 40$  kHz

Dynamic Modulation Margin Load

 $\Delta M_{min} = 5\%$ 

PM Synchronous Motor (PMSM)



Very Sparse Matrix Converter









# **Comparison of Realization Effort**

Assumption for comparison:

Ideally designed motors for each of the topologies

VSMC 
$$U_{2,N} = \frac{\sqrt{3}}{2} (1 - \Delta M_{\min}) \cdot U_{1,\min} = 280V$$
  
 $I_{2,N} = \frac{P_{2N}}{\sqrt{3} \cdot U_{2,N}} = 14A$ 

**BBC** 
$$U_{dc} = (1 + \Delta M_{\min}) \cdot \sqrt{2} \cdot U_{1,\max} \approx 655V$$

$$U_{2,N} = (1 - \Delta M_{\min}) \cdot \frac{1}{\sqrt{2}} U_{dc} = U_{1,\max} = 440V$$

 $I_{2,N} = 8.9A$ 

- $U_1$ : Input RMS voltage
- $U_2$ : Output RMS voltage
- $U_{dc}$ : DC-link voltage
- $I_1$ : Input RMS current
- $I_2$ : Output RMS current
- $P_2$ : Output power

# **Comparison of Realization Effort**

Choice of DC-link Capacitor for the BBC

$$C_{DC-link,\min} = \frac{L_{in} \cdot P_2^2 \left[ \left( E_{dc} - U_{dc} \right)^2 - \left( E_{dc} + U_{dc} \right)^2 \right]}{E_{dc}^2 \cdot U_{dc}^2 \left( \left( \min(u_{dc}) + E_{dc} \right)^2 - \left( U_{dc} + E_{dc} \right)^2 \right)}$$

 $E_{dc}$ : Peak input voltage  $U_{dc}$ : DC-link voltage  $L_{in}$ : Boost inductor  $U_1$ : Input RMS voltage  $i_{1,ripple}$ : Input current ripple, peak-to-peak

$$C_{DC-link,\min} \cong 31 \mu F$$

Capacitor is selected such that the voltage does not fall below a defined minimum value during the transient from full regeneration to full motor operation

### **Choice of Boost Inductors for the BBC**

$$L_{in,\min} = \frac{U_1 / \sqrt{3}}{2 \cdot \sqrt{6} \cdot f_P \cdot i_{1,ripple}}$$

 $L_{in,\min} \cong 1mH$ 

Inductors are chosen such that the current ripple at the switching frequency is lower than 20% of the input current amplitude (minimum EMI filter volume)


## **Comparison of Realization Effort**

#### **Thermal Simulation and Main Components**



Swiss Federal Institute of Technology Zurich

73

## **Comparison of Realization Effort**

#### Losses and Thermal Limits – Comparison at Nominal Conditions

**Losses Distribution** 



VSMC: No switching losses in input stage

**BBC:** Switching losses in both stages

#### Junction Temperature



Limiting device VSMC: Output IGBT Limiting device BBC: Rectifier diode



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

## Losses and Efficiency dependent on Operating Point

Efficiency



Max. Output Current for  $f_2 = 0$ (Standstill: Most Critical OP)



Max. Efficiency at Max. Modulation Index VSMC: 94.5% BBC: 92.0%

ETH

Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

#### Max. Output Current Amplitude

VSMC: 1.25  $\hat{l}_{2,N}$  (due to special modulation) BBC: 0.46  $\hat{l}_{2,N}$ 



## Losses and Efficiency dependent on Operating Point

**Relative Loss Difference – Dependence on Load and Switching Frequency** 

Under rated load condition the critical  $f_p$  is about 14 kHz

 $\rightarrow$  VSMC is advantageous in efficiency within whole speed-torque plane beyond 14 kHz





Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

## **EMI Filtering Effort**



## **EMI Filtering Effort**

#### Comparison

	Back-to-back	VSMC
Total DM capacitance (for all three-phases)	15.54 mF	36 mF
Total DM inductance (10 kHz)	1.20 mH	1.29 mH
Total CM capacitance	28.2 nF	28.2 nF
Total CM inductance (10 kHz)	36 mH	36 mH
Total filter components volume	325 cm <sup>3</sup>	360 cm <sup>3</sup>

Filter volume for the VSMC is 10% larger

#### Filter Structure for the BBC



Eidgenössische Technische Hochschule Zürich Swiss Federal Institute of Technology Zurich

ETH



## **Characteristic Waveforms**



**BBC Features:** • Constant DC link voltage at higher level (boost capability)

Lower output currents due to higher output voltage level



## **Power Density**



# Conclusions

CMC and IMC / SMC proven to be competitive to BBC / Voltage DC Link System

+ Efficiency:	Typically 1-2% higher dependent on operating point for same semiconductor effort (especially, lower switching losses at high switching frequencies)
+ Volume:	Typically 20% lower for forced air cooling
o Modulation:	Comparable complexity of modulation and control, USMC clearly advantageous for unidirectional power flow
- Output Voltage:	Lower output voltage range, therefore mainly suited to applications requiring a non-standard motor anyway





## **Future Research**

- Comparative evaluation of MC concepts and BBC for equal / optimally utilized semiconductor effort
- EMI performance (common mode filtering)
- Applicability for highly dynamic drives
- Sensorless control down to zero frequency
- Modulation for low pulse number / high power applications





## References

- [1] **Carlson, A.:** "The back-to-back converter", Master Thesis, Lund Institute of Technology Lund, Sweden, (1998).
- Kolar, J.W., Baumann, M., Schafmeister, F., and Ertl, H.: Novel Three-Phase AC-DC-AC Sparse Matrix Converter. Part I - Derivation, Basic Principle of Operation, Space Vector Modulation, Dimensioning. Proceedings of the 17th Annual IEEE Applied Power Electronics Conference and Exposition, Dallas (Texas), USA, March 10 - 14, Vol. 2, pp. 777 - 787 (2002).
- [3] Schafmeister, F., Baumann, M., and Kolar, J.W.: Analytically Closed Calculation of the Conduction and Switching Losses of Three-Phase AC-AC Sparse Matrix Converters. Proceedings of the 10th International Power Electronics and Motion Control Conference, Dubrovnik, Croatia, Sept. 9 - 11, CD-ROM, ISBN: 953-184-047-4 (2002).
- [4] Schafmeister, F., Herold, S., and Kolar, J.W.: Evaluation of 1200V-Si-IGBTs and 1300V-SiC-JFETs for Application in Three-Phase Very Sparse Matrix AC-AC Converter Systems. Proceedings of the 18th Annual IEEE Applied Power Electronics Conference and Exposition, Miami Beach (Florida), USA, February 9 - 13, Vol. 1, pp. 241 - 255 (2003).
- [5] Kolar, J.W., and Schafmeister, F.: *Novel Modulation Schemes Minimizing the Switching Losses of Sparse Matrix Converters.* Proceedings of the 29th Annual Conference of the IEEE Industry Electronics Society, Roanoke (VA), USA, Nov. 2 6, pp. 2085 2090 (2003).





## References

- [6] Heldwein, M.L., Nussbaumer, T., and Kolar, J.W.: Differential Mode EMC Input Filter Design for Three-Phase AC-DC-AC Sparse Matrix PWM Converters. Proceedings of the 35th IEEE Power Electronics Specialists Conference, Aachen, Germany, June 20 - 25, CD-ROM, ISBN: 07803-8400-8 (2004).
- [7] Heldwein, M.L., Nussbaumer, T., Beck, F., and Kolar, J.W.: *Novel Three-Phase CM/DM Conducted Emissions Separator*. Proceedings of the 20th Annual IEEE Applied Power Electronics Conference and Exposition, Austin (Texas), USA, March 6 10, Vol. 2, pp. 797 802 (2005).
- [8] Friedli, T., Heldwein, M.L., Giezendanner, F., and Kolar, J. W.: A High Efficiency Indirect Matrix Converter Utilizing RB-IGBTs. Proceedings of the 37th Power Electronics Specialists Conference, Jeju, Korea, June 18 22, CD ROM, ISBN: 1-4244-9717-7, (2006).
- [9] Round, S., Schafmeister, F., Heldwein, M.L., Pereira, E., Serpa, L., and Kolar, J.W.: Comparison of Performance and Realization Effort of a Very Sparse Matrix Converter to a Voltage DC Link PWM Inverter with Active Front End. IEEJ Transactions of the Institute of Electrical Engineers of Japan, Volume 126-D, Number 5, May 2006, pp. 578 588.







# Thank you very much for your attention !



