Identifying and Addressing Important Developments of Power Electronics Core Technologies

Future of Power Electronics Circuits

Johann W. Kolar

ETH Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch







26/06/2019

Identifying and Addressing Important Developments of Power Electronics Core Technologies

Future of Power Electronics

Johann W. Kolar

ETH Zurich Power Electronic Systems Laboratory www.pes.ee.ethz.ch Topology Components Control Design Manufacturing

FEPPCON 2019

Tromsö / Norway / June 26-28/2019





26/06/2019

Outline

Performance Trends
 X-Concepts / "Moon-Shot" Technologies
 Power Electronics 4.0



ETH zürich

Required Performance Improvements



■ Future → Cost / Cost / Cost & Robustness & Availability & Recyclability



ETH zürich

S-Curve of Power Electronics

- Power Electronics 1.0 \rightarrow Power Electronics 4.0
- Identify "X-Concepts" / "Moon-Shot" Technologies 10 x Improvement NOT Only 10% !







3/34

ETH zürich

History and Development of the **Electronic Power Converter**

E. L. PHILLIPI

NONMEMBER AIEE

E. F. W. ALEXANDERSON FELLOW AIEE

THE TERM "electronic power converter" needs some definition. The object may be to convert power from direct current to alternating current for d-c power transmission, or to convert power from one frequency into another, or to serve as a commutator for operating an a-c motor at variable speed, or for transforming high-voltage direct current into low-voltage direct current. Other objectives may be mentioned. It is thus evidently not the objective but the means which characterizes the electronic power converter. Other names have been used tentatively but have not been accepted. The emphasis is on electronic means and the term is limited to conversion of power as distinguished from electric energy for purposes of communication. Thus the name is a definition.

Paper 44-143, recommended by the AIEE committee on electronics for presentation at the AIEE summer technical meeting, St. Louis, Mo., June 26-30, 1944. Manuscript submitted April 25, 1944; made available for printing May 18, 1944.

E. F. W. ALEXANDERSON and E. L. PHILLIPI are with the General Electric Company, Schenectady, N. Y.

ETH zürich





ELECTRICAL ENGINEERING





4143-D-C LINK OR TRANSMISSION LINE

ETH zürich

[54] AC-DC CONVERTER HAVING AN IMPROVED POWER FACTOR

- [75] Inventor: Daniel M. Mitchell, Cedar Rapids, Iowa
- [73] Assignce: Rockwell International Corporation, El Segundo, Calif.
- [21] Appl. No.: 414,757
- [22] Filed: Sep. 3, 1982

[57] ABSTRACT

An AC to DC converter utilizes a first power converter for converting an AC signal to a DC signal under the control of a control signal. The control signal is generated by a control circuit that includes a first analog generator that provides a first signal that is analogous to the voltage of the AC signal that is to be converted. A second analog generator generates a second signal that is analogous to the current of the AC signal that is to be converted and a third analog generator generates a third signal that is analogous to the voltage of the DC output signal. The third signal and the first signal are multiplied together to obtain a fourth signal. The control signal is generated from the fourth signal and the second signal and is used to control the power converter such that the waveform of the current of the AC signal is limited to a sinusoidal waveform of the same frequency and phase as the AC signal.

8 Claims, 2 Drawing Figures

[11] 4,412,277 [45] Oct. 25,1983 ← 1983





ZVS/TCM Operation of Bridge-Legs

- Avoids Utilization of Slow Internal Diodes of Si MOSFETs Enables High Sw. Frequency \rightarrow Low Filter Inductor Volume



• Generation of Continuous / Sinusoidal Motor Voltage w/o CM-Component







- Basic Topologies Known > 30...40 Years
 Min. Complexity Circuits Used in Industry
 Optimization of Modulation / Control Completed
 Several Solutions of Equal Performance

SCC ... Switched Capacitor Converters

ETH zürich

... "Refinements" & Hybrid SCCs & Comparative Evaluation (!)











Operation Frequency Limit (1)

Serious Limitation of Operating Frequency by HF Losses

Source: Prof. Albach, 2011

- Core Losses (incr. @ High Frequ. & High Operating Temp.) Temp. Dependent Lifetime of the Core Skin-Effect Losses

ETH zürich

Proximity Effect Losses



■ Adm. Flux Density for given Loss Density



 $r_{\rm s} = r / \sqrt{N}$

■ Skin-Factor *F*, for Litz Wires with *N* Strands



Operation Frequency Limit (2)

- Higher Frequency Results in Smaller Size only Up to Certain Limit (for MnZn Core-Based Designs)
- Optimal Converter Operating Frequencies < 1MHz
- Difficult to Manufacture



● Automated Manufacturing → Magnetic Integration / PCB-Windings / Planar Shapes



ETH zürich ____

Transformer Volume & Weight vs. Frequency











Power Electronic Systems 755 Laboratory

Low R_{DS(on)} High-Voltage Devices (1)

- High Critical E-Field of SiC \rightarrow Thinner Drift Layer High Maximum Junction Temperature $T_{j,max}$



Massive Reduction of Relative On-Resistance \rightarrow High Blocking Voltage Unipolar Devices



ETHzürich

Power Electronic Systems Laboratory

Low R_{DS(on)} High-Voltage Devices (2)

- Low Circuit Complexity
- High Power Conversion Efficiency
- SiC / GaN (Monolithic AC-Switch) / Diamond



• High Heat Conductivity & Excellent Switching Performance



ETH zürich

ETH zürich

Low Switching Losses

- Si-IGBT → Up to 6.5kV / Rel. Low Switching Speed
 SiC-MOSFETs → Up to 15kV (1st Samples) / Factor 10...100 Higher Sw. Speed



Extremely High di/dt & dv/dt \rightarrow Challenges in Packaging / EMI •



Source: M. Bakran / ECPE 2019







ETH zürich



- Extremely High di/dt
- **Commutation Loop Inductance L**_s Allowed L_s Directly Related to Switching Time $t_s \rightarrow$



13/34



Advanced Packaging & Parallel Interleaving for Partitioning of Large Currents





- Extremely High dv/dt Switch Node Capacitance
- Allowed $C_{\rm p}$ Directly Related to Switching Time $t_{\rm s} \rightarrow$





Advanced Packaging & Series Interleaving for Partitioning of Large Voltages



ETH zürich

ETH zürich

EMI Emissions

- Higher dv/dt \rightarrow Factor 10
- Higher Switching Frequencies → Factor EMI Envelope Shifted to Higher Frequencies \rightarrow Factor 10



• Higher Influence of Filter Component Parasitics and Couplings \rightarrow Advanced Design



15/34

98 Idea: M. Schutten









ETHzürich

Parallel Interleaving (1)

Loss-Neutral Multiplication of Switching Frequency

Reduced Ripple @ Same (!) Switching Losses



• Scalability / Manufacturability / Standardization / Impedance Matching / Redundancy



Parallel Interleaving (2)

- Loss-Neutral Multiplication of Switching Frequency Reduced Ripple @ Same (!) Switching Losses





• Scalability / Manufacturability / Standardization / Impedance Matching / Redundancy



ETH zürich

Series Interleaving (1)

- Reduced Ripple @ Same (!) Switching Losses Lower On-Resistance @ Given Blocking Voltage \rightarrow 1+1=2 NOT 2² = 4 (!) Extends LV Technology to HV



Scalability / Manufacturability / Standardization / Impedance Matching / Redundancy



ETH zürich

Series Interleaving (2)

Dramatically Reduced Switching Losses (or Harmonics) for Equal $\Delta i/I$ and dv/dt



• High Efficiency @ High Effective Switching Frequency \rightarrow High Power Density





ETH zürich

Series Interleaving – Example #1

■ Realization of a 99%++ Efficient 10kW 3-Φ 400V_{rms,ll} Inverter System
 ■ 7-Level Hybrid Active NPC Topology / LV Si-Technology





Series Interleaving – Example #2

- **Example of Google Little Box Challenge** Target: 2kW 1-Ф Solar Inverter with Worldwide Highest Power Density Comparative Analysis of Approaches of the Finalists



• 3D-Packaging / Integration Highly Crucial for Utilizing Multi-Level Advantages (!)



ETH zürich

21/34 ·

Series Interleaving – Example #2

- **Example of Google Little Box Challenge** Target: $2kW 1-\Phi$ **Solar Inverter** with Worldwide Highest Power Density Comparative Analysis of Approaches of the Finalists



• 3D-Packaging / Integration Highly Crucial for Utilizing Multi-Level Advantages (!)



ETH zürich

Observation



Efficiency

* Conventional Packaging $* \rightarrow$ Very Limited Room for Performance Improvement (!)



23/34

ETH zürich _









3D-Packaging / Heterogeneous Integration

- System in Package (SiP) Approach Minim. of Parasitic Inductances / EMI Shielding / Integr. Thermal Management Very High Power Density (No Bond Wires / Solder / Thermal Paste)

0.91

- Automated Manufacturing

Source: 4 2.1 in² and 34 W/in² 0.57 in² and 105 W/in² 60 Watts \rightarrow 0.87" ←0.65"->

2.3' 1.26 in² and 26 W/in²

72 Watts

33 Watts



60 Watts



0.57 in² and 105 W/in²



- Future Application Up to 100kW (!)
- New Design Tools & Measurement Systems (!)



24/34

VICOR

Monolithic 3D-Integration

Source: Panasonic ISSCC 2014

- GaN 3x3 Matrix Converter Chipset with Drive-By-Microwave (DBM) Technology
- 9 Dual-Gate GaN AC-Switches
- DBM Gate Drive Transmitter Chip & Isolating Couplers
- Ultra Compact \rightarrow 25 x 18 mm² (600V, 10A 5kW Motor)









ETH zürich

Digital Integrated Circuits

- Exponentially Improving uC / Storage Technology (!)
- *Extreme Levels of Density / Processing Speed Software Defined Functions / Flexibility Cont. Relative Cost Reduction*



- Fully Digital Control of Complex Systems
- Massive Computational Power \rightarrow Fully Automated Design & Manufacturing / Industrial IoT (IIoT)





Automated Design ———





Automated Design (1)



• Mathematical Description of the Mapping "Technologies" \rightarrow "System Performance"



ETH zürich

Automated Design (2)

- Based on Mathematical Model of the Technology Mapping Multi-Objective Optimization \rightarrow Best Utilization of the "Design Space" Identifies Absolute Performance Limits \rightarrow Pareto Front / Surface





Design Space

Performance Space

- Clarifies Sensitivity $\Delta \vec{p} / \Delta \vec{k}$ to Improvements of Technologies
- Trade-Off Analysis •

ETH zürich





ETH zürich

Automated Design Roadmap

- **End-to-End Horizon** of Modeling & Simulation
- Design for Cost / Volume / Efficiency Target / Manufacturing / Testing / Reliability / Recycling



• AI-Based Summaries → No Other Way to Survive in a World of Exp. Increasing # of Publications (!)





Digital Twin / Industry 4.0





ETH zürich

IIoT in Power Electronics

- Digital Twin → Physics-Based Digital Mirror Image
- **Digital Thread** \rightarrow "Weaving" Real/Physical & Virtual World Together



● Model of System's Past/Current/Future State → Design Corrections / Prev. Maintenance etc.



Scaling Law of Digitalization

- Metcalfe's Law
- Moving from Hub-Based Concept to Community Concept Increases Value Exponentially (~n(n-1) or ~n log(n))





• Automated Design / Digital Control / Digital Twin / Industry 4.0



ETH zürich



— Conclusions ———







Topologies \rightarrow Technologies

- Only Incremental Improvements from Topologies / Control Methods etc.
 Consider Converters like "ICs"





- New Textbooks
- New Design Tools
- New Manufacturing Processes
- New Measurement / Testing Devices
- University Research \rightarrow Technology Partnership OR "Fab-Less" Power Electronics



ETH zürich

S-Curve of Power Electronics

- Power Electronics $1.0 \rightarrow$ Power Electronics 4.0
- Identify "X-Concepts" / "Moon-Shot" Technologies 10 x Improvement NOT Only 10% !



Future Standardization / Integration



- Main Driver \rightarrow Cost Minimization by Automated High-Volume Manufacturing Main Enabler \rightarrow Computer-Based Design Providing Insight & Digital Control for Flexibility



34/34

ETH zürich



Thank you!





