© 2016 IEEE

Proceedings of the 8th International Power Electronics and Motion Control Conference (IPEMC 2016-ECCE Asia), Hefei, China, May 22-25, 2016

Comprehensive Evaluation of GaN GIT in Low- and High-Frequency Bridge Leg Applications

D. Bortis O. Knecht D. Neumayr J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.



Comprehensive Evaluation of GaN GIT in Low- and High-Frequency Bridge Leg Applications

Dominik Bortis, Oliver Knecht, Dominik Neumayr and Johann W. Kolar Power Electronic Systems Laboratory ETH Zurich Physikstrasse 3, 8092 Zurich, Switzerland Email: bortis@lem.ee.ethz.ch

Abstract-In power electronics applications with power ratings around several kilowatts, wide band gap semiconductors are more and more replacing state-of-the-art Si MOSFET. SiC MOSFETs with blocking voltage rating up to 1200 V and lowvoltage GaN devices are already commercially available on the market since a couple of years. Now also 600 V GaN devices are entering the market, which are a cost-effective solution in many $400\,\mathrm{V}$ key applications in order to increase the system performance in terms of achievable efficiencies or power density. Besides the employed semiconductor devices also the design of the appropriate gate drive circuit is important. In this paper a simple and reliable gate drive circuit for driving GaN switches is presented. In addition, the proposed gate drive is used to evaluate the switching performance of a GaN Gate Injection Transistor (GIT) under soft- and hard-switching condition, which provides a basis for further optimization of totem-pole converter systems.

I. INTRODUCTION

In power electronics applications with power ratings around several kilowatts, Wide Band Gap semiconductors (WBG) like SiC or GaN are progressively replacing state-of-the-art Si MOSFET, especially in hard-switching applications [1], [2], due to the improved switching performance and lower switching losses, which e.g. with Si MOSFETs are mainly caused by the large output capacitance and the typically bad reverse recovery behavior of the body diode. In contrast, for the same voltage and current ratings, WBG devices feature a much smaller output capacitance per chip area [3] and do not or hardly suffer from reverse recovery, thus higher efficiencies can be achieved. Even in soft-switching topologies, e.g. with Triangular Current Mode (TCM) modulation, WBG semiconductors are a reasonable choice since on the one hand WBG devices also feature a lower on-state resistance per chip area than Si devices [3] and on the other hand the energy stored in the large output capacitance of Si devices cannot be fully retrieved [4]. This is to some extend also true for WBG devices, but there the output capacitance is much smaller.

SiC MOSFETs with blocking voltage rating up to 1200 V and low-voltage GaN devices up to 200 V/450 V are already commercially available on the market since a couple of years. Now also 600 V GaN devices are entering the market. There are mainly two types of GaN switches available: the High-Electron-Mobility Transistor (HEMT) GaN MOSFET, which is internally built as a cascode of a low-voltage Si-MOSFET and a high-voltage normally-on GaN switch (JFET) in order to emulate it externally as a normally off device, and the GaN Gate Injection Transistor (GIT) MOSFET, which is an inherently normally-off device. The major disadvantages of the

cascode structure are that with the intermediate Si-MOSFET it is not possible to directly control the switching behavior of the GaN device, as well as the more complex manufacturing process and the additional bond wires between Si-MOSFET and GaN device which further increase the parasitic inductances [5]. However, as already described in the literature [2], both GaN types can definitely compete with 650 V SiC devices with respect to switching performance and achievable converter efficiency. In addition, due to the fact, that GaN devices can be build based on Si devices (eGaN, enhancementmode GaN transistor), it is a cost-effective solution e.g. in many 400 V key applications like single-phase PFC rectifers [6], single and three-phase inverters or even isolated and nonisolated dc/dc converter [7], [8]. Typically, all these circuit topologies consist of several bridge legs, the so called totempole structure (cf. Fig. 1). Thus, independently of the system operation (PWM or TCM / hard- or soft-switching) beside the magnetic components, the bridge leg is a basic element which mainly defines the system performance in terms of achievable efficiency or power density.

Since GaN devices are not avalanche rated, they are most suitable for half-bridge applications, where based on a good layout almost no over-voltage is expected. The achievable performance of GaN GIT was already analyzed in the literature [1], [7], [9], however, no loss data for soft-switching is given. Therefore, in this paper a comprehensive evaluation of the 600 V GaN GIT MOSFET (IFX 5893, Samples from Infineon) in a hard- and soft-switched half bridge configuration is



Fig. 1: Typical bridge leg applications: **a**) Totem-pole PFC full-bridge rectifier, **b**) Totem-pole full-bridge inverter, **c**) DC-DC dual active bridge.

978-1-5090-1210-7/16/\$31.00©2016 European Union

performed. Furthermore it will be shown that the determination of the soft-switching losses is very crucial, thus a calorimetric measurement setup, similar to the one presented in [1], is used. In addition to the proper selection of the semiconductor device and the modulation scheme, for the design of a reliable halfbridge also the selection of the appropriate gate drive circuit is important. Beneficially, since WBG devices, especially SiC and clearly also the HEMT GaN with its cascode structure, are voltage controlled devices and feature similar gate input characteristics with a capacitive behavior as Si-MOSFETs (C_{gs} and C_{dg}), the same simple and widely used push-pull gate drive circuit with separate turn-on and turn-off gate resistances can be employed (cf. **Fig. 2**). Another possible gate drive topology would for example be a resonant gate drive circuit [10], which however is not in scope of this paper.

Beside the needed dynamic performance during the switching transitions, the gate drive should also keep the switching device safely on or off during steady state. For GaN devices, the off-state is very crucial, since these devices feature a much lower threshold-voltage than their Si counterparts, typically in the range of 1-2V or even less. Consequently, GaN devices are sensitive to disturbances at the gate and a negative turnoff voltage at the gate is absolutely necessary, in order to prevent a parasitic turn-on of the GaN switch, e.g. in a totempole configuration when the complementary switch is turningon and the gate capacitance $C_{\rm gs}$ is charged via the Miller capacitance $C_{\rm dg}$ due to a high ${\rm d}v/{\rm d}t$ voltage transition. As a drawback, the negative gate voltage is typically realized with a bipolar gate drive supply, which on the one hand makes the gate drive circuit's power supply, e.g. the isolation transformer, more complex and on the other hand also increases the parasitic inter-winding capacitance leading to higher common mode currents flowing through the gate drive. Furthermore, beside the typical capacitive behavior ($C_{\rm gs}$ and $C_{\rm dg}$), the gate input characteristic of the GaN GIT also features a diode forward characteristic with a forward voltage of around 3.5 V (cf. Fig. 2 b). Thus, in order to limit the gate current through the internal gate diode $D_{\rm gs}$ during the on-state interval, the positive gate drive voltage has to be either limited close to this value, which would limit the dynamic performance of the gate drive, or has to be decoupled from the gate input, which consequently also makes the driving part more complex. In practice, however, due to cost, efficiency, power density and reliability aspects, the gate drive circuit should be as safe, small and simple as possible. Following this reasoning, in [11] a gate drive circuit is proposed, where just a series capacitor $C_{\rm s}$ is added to the conventional resistive gate drive circuit, in



Fig. 2: a) Conventional gate drive circuit for voltage controlled semiconductor devices with separate gate resistance for on- and off-transition and **b**) simplified equivalent circuit of the GaN GIT describing the gate input behavior.



Fig. 3: a) GaN gate drive circuit with decoupling capacitor C_s as proposed in [11] and b) corresponding waveforms during one switching cycle.

order to overcome the mentioned drawbacks (cf. Fig. 3 a)). A similar gate drive concept with a bipolar power supply is also presented in [9]. On the one hand, the proposed gate drive in [11] enables a negative gate voltage even with a unipolar supply voltage, and on the other hand decouples the gate supply voltage from the gate input during steady state while it still allows for fast switching transitions. However, as will be shown in the following, this gate drive still shows drawbacks regarding a safe turn-off of the device, especially in the mentioned totem pole configuration. Therefore, in Section II, the operation of the gate drive presented in [11] is shortly described and based on that an improved and more reliable gate drive circuit for GaN devices is presented. Furthermore, the proper dimensioning of the gate drive circuit is described in detail and its reliability and performance is verified for different switching frequencies up to 1 MHz and voltage slopes above $500 \,\mathrm{kV/\mu s}$. Afterwards, the designed gate drive circuit is used to perform a comprehensive evaluation of the GaN GIT's switching performance under hard- and soft-switching condition in Section III. This finally provides a sound basis for the optimization of different converter systems.

II. PROPOSED GAN GATE DRIVE CIRCUIT

A. Gate Drive Operation

The turn-on switching transition is initiated by turningon switch S_1 at t_0 (cf. **Fig. 3 b**)). A current will flow through the typically small turn-on gate resistor $R_{\rm g,1}$, the series capacitor $C_{\rm s}$ and the internal gate resistance $R_{\rm g,int}$ which exponentially charges the gate capacitance $C_{\rm gs}$ with the time constant $\tau_{\rm on,1} = C_{\rm gs} \cdot (R_{\rm g,1} + R_{\rm g,int})$ if $C_{\rm s} \gg C_{\rm gs}$. Assuming a positive gate voltage V_1 which is larger than the forward voltage $V_{\rm Dgs}$ of the internal gate diode $D_{\rm gs}$, the gate capacitance $C_{\rm gs}$ is only charged to $V_{\rm Cgs,max} = V_{\rm Dgs}$, since then the current commutates to the internal gate diode until the series capacitance $C_{\rm s}$ is exponentially charged to $V_{\rm Cs,max} = V_1 - \bar{V}_{\rm Dgs}$ with $\tau_{\rm on,2} = C_{\rm s} \cdot (R_{\rm g,1} + R_{\rm g,int})$. During the on-state interval $t_0 - t_1$ the series capacitor $C_{\rm s}$ is blocking and only a small current is flowing through R_3 in order to keep the GaN GIT in on-state safely. As described in [9], the on-state resistance $R_{ds,on}$ can be influenced by this on-state quiescent current I_q , however, the influence is only marginally and increases slightly with temperature. To turn-off the GaN GIT first S_1 is opened and then S_2 is closed at t_1 . Since C_s is still charged, the capacitor voltage $v_{\rm Cs} = V_{\rm Cs,max}$ is now applied to the gate in negative direction. Consequently, the gate capacitance C_{gs} is again exponentially discharged through the internal gate resistance $R_{\rm g,int}$, the turn off resistance $R_{g,off}$ which is defined by the parallel connection of $R_{\rm g,1}$ and $R_{\rm g,2}$, and the series capacitor $C_{\rm s}$ with the time constant $\tau_{\text{off}} = C_{\text{gs}} \cdot (R_{\text{g,off}} + R_{\text{g,int}})$ until C_{s} and C_{gs} reach the same voltage. Assuming again $C_{\text{s}} \gg C_{\text{gs}}$, the voltage at $C_{\rm s}$ will almost stay constant, hence, a negative voltage is applied to the gate during this turn-off transition even though a unipolar supply voltage is used. During the off-state interval $t_1 - t_2$, however, the series capacitance C_s as well as the gate capacitance C_{gs} are continuously discharged through R_3 towards 0 V.

At $t_2 = T_s$ the GaN GIT is again turned-on by opening S_2 and closing S_1 . C_{gs} is again exponentially charged to $V_{Cgs,max}$, however, now the initial value of the gate current depends on how much the series capacitance $C_{\rm s}$ was discharged during the off-state interval. This means that depending on the duration of the off-state time interval the dynamic performance of the gate drive circuit changes. Advantageously, the resistor R_3 shouldn't be too large in order to quickly discharge C_s and to guarantee a fast switching transition even after short off-state intervals. In this case, however, during long offstate intervals the capacitances $C_{\rm s}$ and $C_{\rm gs}$ will be discharged completely. Due to the low threshold voltage, this could now lead to safety problems. In a half-bridge configuration, for example, the high voltage slope (dv_{ds}/dt) occuring the turn-on transition of the complementary switch leads to a proportional current flowing through the Miller capacitance C_{dg} , which could charge the capacitances $C_{\rm s}$ and $C_{\rm gs}$ above the threshold voltage $V_{\rm th}$ and would parasitically turn-on the switch, even if the gate drive circuit is trying to keep the switch off. Alternatively, if the described gate drive circuit is used with a bipolar supply voltage as presented in [9], during the turn-off interval, the gate voltage would always remain at a negative level even if the series capacitor is fully discharged, and thus eliminating the reliability problem. However, since R_3 not only discharges the capacitance $C_{
m s}$ and $C_{
m gs}$ during the offstate interval but also defines the quiescent current I_q during the on-state interval, which is clearly limited to a certain maximum value, the dependency of the gate drive's dynamic performance on the duration of the off-state interval is still unremedied. Instead of changing the gate drive's supply part, the following modifications in the driving part are proposed, in order to guarantee a safe gate drive operation with consistent performance.

In order to avoid a complete discharge of the capacitances $C_{\rm s}$ and $C_{\rm gs}$ during the off-state interval, the Zener diode ZD_1 with a Zener voltage $V_{\rm ZD1}$ is added in series to the resistor R_3



Fig. 4: a) Improved GaN gate drive circuit showing the proposed modification in the gate drive's driving part in order to guarantee a safe gate drive operation with consistent performance and b) corresponding waveforms during on switching cycle.

which allows to define a minimum steady state voltage for $C_{\rm s}$ and $C_{\rm gs}$ (cf. Fig. 4 a)). As long as the voltage of $C_{\rm s}$ and $C_{\rm gs}$ is larger than V_{ZD1} , both capacitors are discharged through R_3 and for voltages smaller than V_{ZD1} the Zener diode will block any current flow. For the dimensioning of R_3 , which determines the quiescent current I_q , it has to be considered that with the additional Zener diode ZD_1 the voltage across R_3 is now reduced to $V_1 - V_{Dgs} - V_{ZD1}$. Typically the quiescent current I_q is in the mA-range resulting in a large resistance R_3 and in a slow discharge of $C_{
m s}$ and $C_{
m gs}$. Hence, the antiseries connection of the Zener diode ZD_2 and the Schottky diode SD_2 is added, to quickly discharge C_s and C_{gs} through the small turn-off gate resistance $R_{\rm g,1}||R_{\rm g,2}$ to a maximum voltage V_{ZD2} , neglecting the forward voltage drop of SD_2 . Advantageously, both Zener voltages of ZD_1 and ZD_2 are selected to be equal $(V_{\text{ZD1}} = V_{\text{ZD2}})$, whereby C_{s} and C_{gs} are directly discharged to a defined voltage and a further discharge through R_3 is prohibited. This also guarantees always the same dynamic performance independently from the off-time duration.

It has to be mentioned that after start-up of the converter system the capacitor $C_{\rm s}$ is not charged before the first turnon sequence. Therefore, a Schottky diode $D_{\rm k}$ featuring a low forward voltage drop is placed in parallel to $C_{\rm s}$ which prevents $C_{\rm gs}$ to be charged to voltages above the threshold voltage $V_{\rm th}$, e.g. due to the Miller current or any other distortion. After the first turn-on $C_{\rm s}$ is charged to its nominal value and $D_{\rm k}$ remains in blocking state, hence having no influence on the gate driver's operation anymore. Alternatively, the described gate drive circuitry can be moved from the gate to the source



Fig. 5: a) Moving the described gate drive circuitry from the gate to the source connection and swapping the polarity of D_k , ZD_1 enables a simple charging of C_s through R_4 before the first turn-on sequence at t_2 is taking place and **b**) corresponding waveforms during start up.

connection, enabling a simple charging of $C_{\rm s}$ even before the first turn-on action takes place (cf. Fig. 5 a)). Keeping in mind that the polarity of all components has to be swapped, the capacitor $C_{\rm s}$ can be easily charged from the gate drive supply V_1 through R_4 . As shown in **Fig. 5 b**), as soon as the supply voltage V_1 is applied to the gate drive circuit at t_{-2} , the capacitor voltage $V_{\rm Cs}$ starts to rise exponentially with the time constant $\tau_{\rm charge} = C_{\rm s} \cdot R_4$, where R_4 should actually have a high resistance in order not to influence the regular gate drive operation. Assuming a long initialization time of the gate drive controller IC, which in reality only takes a few nanoseconds, the switches S_1 and S_2 are uncontrolled, i.e. both switches are in the off-state. Consequently, the capacitor voltage $V_{\rm Cs}$ further increases until the Zener diode ZD_1 starts to conduct at the time instant t_{-1} and prevents C_s from further charging. It has to be mentioned that during this time intervals the gatesource voltage v_{gs} always stays at 0 V. At t_0 , the initialization of the gate drive controller IC is finished and since at start up of a converter system typically all power switches are turnedoff, also the corresponding gate drives immediately change to the off-state, i.e S_2 is turned-on. Accordingly, assuming $V_{\rm ZD2} < V_{\rm ZD1}$, the series capacitor C_s is quickly discharged through the small turn-off gate resistance $R_{g,1}||R_{g,2}$ and S_2 to $V_{\rm Cs} = V_{\rm ZD2}$. Furthermore, the capacitor voltage is directly applied to the power MOSFET's gate and charges $C_{\rm gs}$ in negative direction to $v_{\rm gs}(t_{+0}) = -V_{\rm Cs}$, thus keeping the switch

safely off. Afterwards, the converter system can be operated in a safe condition already from the first turn-on sequence at t_2 as described previously. For the sake of completeness, in reality the initialization time of the gate drive controller IC is in the ns-range ($t_{-2} \approx t_0$), thus during the time interval $t_0...t_1$ the gate source voltage $v_{\rm gs}$ directly decreases with the time constant $\tau_{\rm charge}$ to $-V_{\rm ZD2}$ as indicated with dashed lines in **Fig. 5 b**).

B. Gate Drive Design and Performance Analysis

In the following the proposed gate drive circuit is dimensioned for the selected GaN GIT (IFX 5893, Samples from Infineon). The GaN GIT's most important parameters needed for the design of the gate drive circuit are given in Table I. For the realization of the gate drive's push pull stage the LM5114 half-bridge gate driver from Texas Instruments is selected. Due to its absolute maximum rated supply voltage of 14 V as well as the maximum allowable voltage range at the gate (cf. Table I), the driver's supply voltage is set to $V_1 = 12$ V taking a certain voltage margin into account. Based on this assumption and considering the given forward voltage $V_{\rm Dgs}$ of the internal gate diode, during the turn-on interval the decoupling capacitor $C_{\rm s}$ is charged to $V_{\rm Cs} = 7.8...9.2 \,\rm V$ (typ. 8.5 V). Thus, in order to achieve always the same dynamic performance during the turn-on transition, the Zener voltage $V_{\rm DZ1} = V_{\rm DZ2}$ has to be below the minimum voltage of $V_{\rm Cs}$. A reasonable choice for the Zener voltage $V_{\text{DZ1}} = V_{\text{DZ2}}$ would be 6.8 V or 7.5 V. It has to be considered that with the selected Zener voltage the negative gate voltage level $V_{\text{gate,min}} = -V_{\text{ZD1}} = -V_{\text{ZD2}}$ and the positive gate voltage level $V_{\text{gate,pos}} = V_{\text{in}} - V_{\text{ZD1}} = V_{\text{in}} - V_{\text{ZD2}}$ are directly determined, thus, with the selection of the Zener voltage a compromise between fast turn-on as well as safe and fast turnoff may be needed.

On the one hand, the positive gate voltage $V_{\text{gate,pos}}$ and the on-state gate resistance $R_{\text{g,on}}$ (which in this case is strongly influenced by the high internal gate resistance $R_{\text{g,int}}$) define how fast the gate is charged (charging a RC-element from $V_{\text{gate,neg}}$ to V_{th} with $\tau = R_{\text{g,on}} \cdot C_{\text{gs}}$), which in general influences the switching delay and the hard-switching losses. Often the optimum value of the on-state gate resistance is identified in the application or in switching loss measurements, since small values namely enable faster switching times and typically lower switching losses (which still depends on the reverse recovery behavior of the anti-parallel diode), but can also lead to ringing caused by layout and packaging dependent inductances, especially by the common source inductance.

TABLE I: Characteristics of the GaN GIT needed for the dimensioning of the proposed gate drive.

Parameter	Ratings
Vgs	$-104.5\mathrm{V}$
$V_{ m th}$	0.71.6 V (typ. 1.2 V)
V _{Dgs}	2.84.2 V (typ. 3.5 V)
$R_{ m g,int}$	5.3Ω
$C_{ m gs,eq}$	$400\mathrm{pF}$
$C_{\rm gd,Qeq} \; (V_{\rm gd} = 0400 {\rm V})$	$7\mathrm{pF}$
$C_{\rm ds,Qeq} \; (V_{\rm ds} = 0400 \rm V)$	$114\mathrm{pF}$

For soft-switching, however, a fast turn-on transition is not mandatory, since in this case the current only commutates from the anti-parallel diode to the MOSFET channel slightly reducing the conduction losses. On the other hand, in order to minimize the turn-off losses especially for soft-switching, a fast discharge of the gate capacitance $C_{\rm gs}$ is desired so that the MOSFET channel is already switched-off before the drain-source voltage drastically rises, thus keeping the overlapping of the voltage transient and MOSFET channel current transient small. This actually demands a large gate current $I_{\rm g}$, which means a large negative gate voltage $V_{\rm gate,neg}$ and a low total off-state gate resistance $R_{\rm g,off}$.

$$I_{\rm g}(t) = (V_{\rm Cgs}(t) - V_{\rm gate, neg})/R_{\rm g, off, tot}.$$
 (1)

For the given specifications in Table I, even if an external gate resistance of $R_{
m g,off}~=~0\,\Omega$ and a Zener voltage of $V_{\rm DZ1} = V_{\rm DZ2} = 6.8 \,\rm V$ is selected, the high internal gate resistance $R_{g,int}$ strongly limits the maximum gate current to a moderate value of $I_{\rm g} = 1.5 \,\mathrm{A}$ ($V_{\rm Cgs}(t) \approx V_{\rm th}$ assumed). Consequently, as it is shown in the following, since the current in the Miller capacitance $C_{\rm dg}$ increases proportionally with the load current $I_{\rm L}$, a fast discharge of the gate capacitance $C_{\rm gs}$ is not anymore. This could result in a large overlapping of the voltage and MOSFET channel current transient and thus in increased soft-switching losses. Considering the capacitive MOSFET model in Fig. 6 a) and assuming that the gate-source capacitance $C_{\rm gs}$ is already discharged before the voltage $v_{\rm ds}$ across the MOSFET rises, the gate current I_{g} has to be at least as large as the Miller current $I_{\rm dg}$ in order to prevent $C_{\rm gs}$ to be charged again and not to slow down the voltage slope dv_{ds}/dt . Since the MOSFET channel is already off during the voltage transient, the load current $I_{\rm L}$ has to flow through the output capacitance $C_{\rm oss} = C_{\rm dg} + C_{\rm ds}$ of the upper and lower switch in the half-bridge. Hence, the Miller current I_{dg} can be calculated depending on the load current $I_{\rm L}$ and the capacitances $C_{\rm dg}$ and $C_{\rm ds}$ as

$$I_{\rm dg}(t) = c \cdot I_{\rm L} \cdot C_{\rm dg} / (C_{\rm dg} + C_{\rm ds}), \qquad (2)$$

where c is the share of the load current $I_{\rm L}$ between the upper and lower switch in a bridge-leg, which actually depends on the non-linear voltage dependent output capacitance. As shown in Fig. 6 a), the output capacitance of the switch S_2 , which was conducting and now is turned-off, can be magnitudes larger than the output capacitance of the complementary switch S_1 , which was actually blocking the full input voltage $(C_{oss}(0V) \gg C_{oss}(V_{in}))$. Thus, at the beginning of the switching transient almost the full load current $I_{\rm L}$ is flowing through the switch which is turning-off. This statement is also strengthened by the fact that the commutation loop inductance L_{σ} prevents the current to flow through S_1 until a positive voltage is applied to L_{σ} , which enables the current to commutate to S_1 . Hence, as a worst case approximation either c = 1 can be assumed or the more realistic voltage dependent output capacitance values given in the manufacturer's datasheet at around 0 V and V_{in} can be used in order to calculate the factor c.

In reality, as soon as the gate voltage $v_{\rm gs}$ is falling below the Miller voltage $V_{\rm Cgs,Miller}$, the MOSFET channel current



Fig. 6: Analysis of the soft-switching turn-off transition with **a**) the capacitive model of the MOSFET and **b**) the turn-off transition simulated with Gecko Circuits considering the non-linear MOSFET capacitances and parasitic inductances.

will become smaller than the load current $I_{\rm L}$, thus the current difference has to flow through the output capacitances $C_{\rm dg}$ and $C_{\rm ds}$ leading to an immediate increase of the switch voltage $V_{\rm ds}$. Consequently, a certain overlapping of the voltage and MOSFET channel current transient cannot be avoided (cf. **Fig. 6 b**)) and during this time interval the gate driver not only has to carry the Miller current $I_{\rm dg}$ but also has to further discharge $C_{\rm gs}$ from $V_{\rm Cgs,Miller}$ to $V_{\rm th}$ with the gate-source current

$$I_{\rm gs}(t) = (V_{\rm Cgs, Miller} - V_{\rm th}) \cdot C_{\rm gs}/T_{\rm i, fall}, \qquad (3)$$

where $T_{i,fall}$ is the current fall time in the MOSFET channel. The Miller voltage $V_{\rm Cgs, Miller}$ can either be determined from the measured characteristics provided in the datasheet or can be calculated with the transconductance $g_{\rm m}$ as $V_{\rm Cgs,Miller} =$ $I_{
m ds}/g_{
m m}+V_{
m th}.$ As can be noticed, since $I_{
m dg}$ increases proportionally with the load current $I_{\rm L}$, based on Kirchhoff's law $(I_{\rm g} = I_{\rm dg} + I_{\rm gs})$ the discharge of $C_{\rm gs}$ is slowed down, i.e. $T_{i,fall}$ is prolonged. With the given specifications, for example, it is found that $c \approx 0.75$ and that for a load current of around $I_{\rm L} = 10$ A the Miller current $I_{\rm dg}$ already reaches the calculated maximum gate current $I_{\rm g,max}$. This means that for $I_{\rm L} > 10$ A the Miller current $I_{\rm dg}$ would exceed the $I_{\rm g,max}$ and would recharge C_{gs} . Consequently, with the increasing gate voltage $v_{\rm gs}$ also the MOSFET channel current rises, which keeps the Miller current I_{dg} below $I_{g,max}$. In other words, the Miller current I_{dg} is limited by the maximum gate drive current $I_{\rm g,max}$ and the voltage slope of $v_{\rm ds}$ is slowed down resulting in a larger overlapping of the voltage and MOSFET channel current transient. However, this limitation of $I_{\rm dg}$ typically only

takes place at low drain-source voltages (cf. $0...T_{i,fall}$ in Fig. 6 b)), since the Miller capacitance $C_{
m dg}$ - and hence also $I_{
m dg}$ - strongly decrease with increasing $v_{\rm ds}$ and at higher drainsource voltages $I_{\rm dg}$ becomes negligible compared to $I_{\rm ds}$ (cf. $T_{i,fall}...T_{v,rise}$ in Fig. 6 b)). Accordingly, for the calculation of the voltage rise time $T_{\rm v,rise}$, where the output capacitances of both switches have to be charged/discharged from 0 V to V_{in} and vice versa, the voltage dependent capacitances $C_{\rm ds}$ and $C_{\rm dg}$ can be substituted by their charge equivalent capacitances $C_{\rm ds,Qeq}$ and $C_{\rm dg,Qeq}$ (cf. Table I), thus c = 0.5. In a first approximation the resulting voltage rise time is then $T_{\rm v,rise} =$ $V_{\rm in} \cdot (C_{\rm ds,eq} + C_{\rm dg,eq})/(c \cdot I_{\rm L})$. Assuming that during $T_{\rm i,fall}$ the current linearly decreases from $I_{\rm L}$ to 0 Å and the voltage $V_{\rm ds}$ linearly rises from 0 V to $V_{\rm ds}(T_{\rm i,fall}) = T_{\rm i,fall}/T_{\rm v,rise} \cdot V_{\rm in}$, the switching energy which is lost due to the overlapping can be approximated as

$$E_{\text{overlap}} = \frac{1}{6} \cdot V_{\text{in}} \cdot I_{\text{L}} \cdot \frac{T_{\text{i,fall}}^2}{T_{\text{v,rise}}}.$$
(4)

For the selected dimensioning of the gate drive and a load current of $I_{\rm L} = 10 \,\mathrm{A}$ this would lead to only $E_{\rm overlap} \approx 100 \,\mathrm{nJ}$ of additional soft switching losses, which is orders of magnitudes lower than the measured soft-switching losses as shown later. Clearly, it has to be mentioned that this calculation is only used as a rule of thumb for the dimensioning of the gate drive circuit. However, even in the circuit simulation (Gecko Circuits), where the non-linearity of the MOSFET capacitances as well as possible parasitic inductances due to layout or device packages were considered, the simulated switching losses were at similar low levels (cf. Fig. 6 b)). Hence, the soft-switching losses can not only be assigned to the overlapping of voltage and MOSFET current transient and thus other loss mechanisms, e.g. output capacitance related losses during charging and discharging, are presumed and are still subject of research.

In contrast to the soft turn-off, the hard turn-off transient is much less critical because the current is only commutating from the MOSFET channel to the anti-parallel diode. However, a sufficiently negative gate voltage $V_{\mathrm{gate,neg}}$ and a low offstate gate resistance $R_{\rm g,off,max}$ are also required in order to guarantee a safe and reliable operation of the half-bridge. In analogy to soft-switching, the hard turn-on transient of the half-bridge's complementary switch causes a high voltage slope $\mathrm{d}v_\mathrm{ds}/\mathrm{d}t$ and a Miller current I_dg charging the gate capacitance $C_{\rm gs}$ of the switch which is actually in the offstate. With a suitable selection of $V_{\rm gate,neg}$ and $R_{\rm g,off,max}$, a possible charging of $C_{\rm gs}$ above $V_{\rm th}$ (parasitic turn-on) has to be prohibited. Assuming constant $dV_{\rm ds}/dt = \Delta V_{\rm ds}/\Delta t$, constant charge equivalent capacitances $C_{ds,Qeq}$ and $C_{dg,Qeq}$ (cf. **Table I**), $C_{\rm s} \gg C_{\rm gs}$, $V_{\rm Cgs}(0) = V_{\rm neg}$, and neglecting any inductances, the voltage $v_{\rm gs}(t)$ as well as the final value at the end of the voltage slope $v_{\text{Cgs}}(T_{\text{v,rise}} = V_{\text{in}} \cdot \Delta V_{\text{ds}} / \Delta t)$ can be calculated based on the capacitive MOSFET model (cf. Fig. 3 **b**)) depending on a given dv_{ds}/dt as

$$V_{\text{Cgs}}(t) = V_{\text{neg}} + I_{\text{dg}} \cdot R_{\text{g}} \cdot (1 - e^{\frac{-\iota}{R_{\text{g}} \cdot C_{\text{gs}}}}).$$
(5)

Still enabling a reliable half-bridge operation, with the selected negative gate voltage of $V_{\text{gate,neg}} = V_{\text{DZ1}} = V_{\text{DZ2}} =$

TABLE II: Selected values for the proposed and realized gate drive circuit shown in **Fig. 5 a**).

Component	Value
$R_{\mathrm{g},1}$	5Ω
$R_{\mathrm{g},2}$	0Ω
R_3 (for $I_q = 10 \text{ mA}$)	170Ω
R_4	$100\mathrm{k}\Omega$
V_1	$12\mathrm{V}$
$V_{\rm DZ1} = V_{\rm DZ2}$	$6.8\mathrm{V}$

6.8 V and the internal gate resistance $R_{\rm g,int} = 5.3 \Omega$, the maximum allowed voltage slope during hard switching is $dv_{\rm ds,max}/dt \approx 600 \,\mathrm{kV/\mu s}$ at $V_{\rm in} = 400 \,\mathrm{V}$. So far for the calculation of the maximum $dv_{\rm ds,max}/dt$ it was always assumed that $C_{\rm s} \gg C_{\rm gs}$, since in this case $C_{\rm s}$ emulates an ideal bipolar gate drive supply. It also has to be considered, however, that the gate drive losses are mainly defined by $C_{\rm s}$. During the turn-on transient $C_{\rm s}$ is charged to $V_{\rm in} - V_{\rm Dgs}$ and during turn-off it is discharged to $V_{\rm DZ1} = V_{\rm DZ2}$, which means that in each switching cycle $T_{\rm s} = 1/f_{\rm s}$ the source $V_{\rm in}$ has to supply the charge difference $\Delta Q = C_{\rm s} \cdot ((V_{\rm in} - V_{\rm Dgs}) - V_{\rm DZ1})$. Thus, the resulting gate drive losses can be calculated as

$$P_{\rm gd} = \Delta Q \cdot V_{\rm in} \cdot f_{\rm s}.\tag{6}$$

Consequently, in order to keep the gate drive losses low, either the voltage difference or the capacitance $C_{\rm s}$ has to be small, where the minimum series capacitance $C_{\rm s}$ should be an order of magnitude larger than $C_{\rm gs}$. Considering $C_{\rm gs}$ of the selected GaN GIT (cf. **Table I**), the series capacitance is set to $C_{\rm s} = 10 \,\mathrm{nF}$, which e.g. for a switching frequency of $f_{\rm s} = 1 \,\mathrm{MHz}$ results in $P_{\rm gd} = 288 \,\mathrm{mW}$. A summary of the selected gate drive values is given in **Table II**. In **Fig. 7 a**) and **b**) the measured gate voltages for the two switching frequencies $f_{\rm s} = 10 \,\mathrm{kHz}$ and $f_{\rm s} = 1 \,\mathrm{MHz}$ are shown, confirming the described operation of the gate drive circuit



Fig. 7: Measured gate voltages for the two switching frequencies a) $f_{\rm s} = 10 \,\rm kHz$ and b) $f_{\rm s} = 1 \,\rm MHz$ and c) the measured maximum voltage slope of above $500 \,\rm kV/\mu s$ achieved with hard switching.

with the correct voltage levels. In addition, the gate drive circuit's reliability was tested under hard switching condition with $dv_{\rm ds,max}/dt$ above 500 kV/µs as shown in **Fig. 7 c**).

III. SWITCHING LOSS MEASUREMENTS

A. Measurement Setups

The designed gate drive is also used to evaluate the hardand soft-switching performance of the GaN GIT in half-bridge configuration. Usually, switching loss measurement are performed with a double pulse test where both, the hard- and softswitching losses, can be measured in one sweep by electrically measuring the device voltage and current during a turn-on and turn-off transient. For the evaluation of devices featuring slow switching transients, e.g. in the range of hundreds of ns, this method allows to obtain reliable switching loss data. However, for fast switching transients in the ns- or tens of nsrange, which can be achieved with WBG devices, the accuracy of the measured switching losses already suffers e.g. from offsets, from improper deskew and jitter between current and voltage probes, from limited bandwidths of the passive or active probes, or from any other measurement distortion like common mode. Furthermore, not only the measurement itself but also the processing and evaluation of the measured data is crucial, like how the offsets are treated and especially in which time interval the measured power is integrated in order to extract the loss energy, e.g. is any ringing present after the switching transient accounted for the switching losses or not. This applies regardless of whether hard- or soft-switching measurements are performed, since due to the small output capacitance of WBG devices already with small load currents also in soft-switching transitions large current and voltage slopes can be achieved.

However, the double pulse test is almost the only way to measure the hard-switching losses for different voltage and current values, because a continuous operation would definitely lead to an overheating and damage of the Device Under Test (DUT); or the repetition rate is reduced in such a way that the DUT is operated in a thermally uncritical level and the continuous power is e.g. measured with a calorimetric setup at constant temperature. Nevertheless, since most semiconductor materials show temperature dependent hard-switching losses and therefore a large number of measurements has to be performed at different currents, voltages and temperatures as well as the fact that calorimetric measurements can take a considerable amount of time until the thermal equilibrium is reached, in the following the hard-switching losses are performed with the double pulse setup shown in **Fig. 9 a**).

Another aggravating factor in measuring the soft-switching losses with the double pulse test is the fact that in contrast to the hard-switching measurements, where in both switching transitions energy is lost and the total switching losses is the sum of these losses, in soft-switching measurements in one switching transition energy is stored in the DUT's output capacitance and in the other is retrieved. This means that the resulting and typically small soft-switching losses is the difference of two large values, and thus can lead to tremendously wrong loss calculation results. Assuming that for example the soft-switching losses make up to 10% of the energy stored during one transition and that due to some reason the stored

and retrieved energy are measured with an error of ± 10 %, the error in the energy difference in the worst case could result either in three times larger soft-switching losses or even to an energy gain. In contrast, for the hard-switching losses the error of the sum would still stay below 10%. Another disadvantage of the double pulse measurement is that in order to measure the device current, a shunt or a current transformer has to be introduced into the commutation loop, which compared to the final layout increases the commutation inductance significantly, and thus has a negative influence on the measured waveforms and losses, e.g. because of ringing due to increased common source inductance which could demand higher gate resistances and consequently leads to higher losses [12].

Due to the mentioned drawbacks a indirect measurement approach is followed in this paper in order to accurately measure the soft-switching losses of the GaN GIT. Based on the buck converter topology shown in Fig. 8 a), the GaN GIT bridge leg is continuously operated in triangular current mode with a duty cycle of 50% considering an appropriate dead time $T_{\rm dt}$ (Fig. 8 b)). Since no load is applied to the converter, only the power loss is supplied from the input and only reactive power is transferred between the DC-link and the output capacitor which in combination with the symmetric bridge voltage v_{T2} leads to a symmetric current excitation in the output inductor $i_{\rm L}$ and a constant output voltage of $V_{\rm out} = V_{\rm in}/2$. The measurements were performed with an input voltage of $V_{\rm in} = 400$ V. In order to determine the softswitching losses at different current levels, the current ripple in the output inductor is controlled by varying the switching frequency. This means that a small current ripple requires a high switching frequency and vice versa, thus, the product of the current ripple times the switching frequency is constant. Based on the assumption that in a first approximation the softswitching losses are proportional to the switched current, this



Fig. 8: a) Calorimetric measurement setup used to determine the soft-switching losses and b) waveforms of the bridge voltage v_{T2} , the inductor current i_L and the appropriate gate signals of the two switches T_1 and T_2 .

relation has the advantage that independently from the selected switching frequency or switched current the same losses are expected and the DUT is always operated at similar thermal conditions and thus also at similar $R_{\rm ds,on}$.

The soft-switching losses are indirectly deduced from the DC-input power P_{in} minus the losses in the output inductor $P_{\rm L}$ and the gate drive circuits $P_{\rm gd}$. The input and output capacitors are realized with ceramic capacitors (CERALink), which feature an extremely low ESR making the resulting losses negligibly small. This is also proven by the fact that there is no noticeable temperature rise during operation. The input power Pin can be precisely measured based on the DCvalues $V_{\rm in}$ and $I_{\rm in}$. This also applies to the losses in the gate drive circuits $P_{\rm gd} = U_{\rm gate} \cdot I_{\rm gate}^{\rm T}$, which are fed in by an auxiliary power supply. The losses of the output inductor $P_{\rm L}$ are measured with a calorimetric setup, i.e. the inductance is placed into a thermally insulated box and its dissipated heat is measured based on the the temperature difference between the temperature in the box $T_{
m box}$ and the ambient temperature $T_{
m amb}$ times the thermal resistance $R_{\rm th}$ of the insulated box ($P_{\rm box} =$ $R_{\rm th}(T_{\rm box} - T_{\rm amb})$). The thermal resistance $R_{\rm th} = \Delta T/P$ can easily be determined by feeding a certain DC-power P_{heat} into an separate heating resistor $R_{\rm heat}$ and measuring the resulting temperature difference $\Delta T = T_{\text{box}} - T_{\text{amb}}$. In order to guarantee an homogeneous temperature distribution inside the box, an additional fan is circulating the hot air. The losses of the fan, which are also fully dissipated inside the box, correspond to the fan's DC-input power $P_{\text{fan}} = U_{\text{fan}} \cdot I_{\text{fan}}$. The inductor losses are then $P_{\rm L} = P_{\rm box} - P_{\rm fan}$.

For the sake of completeness, since calorimetric measurements can take a considerable amount of time until the thermal equilibrium is reached, the inductor losses could also be measured more quickly if an air coil is used. Since in this case only copper losses are expected, the inductor losses can be calculated based on the AC-resistance $R_{ind,AC}(f)$, which can be measured with an impedance analyzer, and the Fourier transform of the measured inductor current $I_{ind,AC}(f)$. In order to achieve a more precise estimation of the inductor losses, the inductor's AC-resistance could be measured also at different temperatures $R_{ind,AC}(f,T)$. Alternatively, both methods can be combined i.e. placing the air coil into the insulated box, in order to further increase the measurement accuracy.

Nevertheless, the total semiconductor losses consisting of conduction and switching losses can now be deduced from $P_{\text{semi}} = P_{\text{in}} - P_{\text{L}}$. To obtain only the switching losses P_{switch} , the conduction losses $P_{\rm cond}$ have to be subtracted from the total semiconductor losses P_{semi} . The conduction losses can be calculated based on the rms-value of the current $I_{\rm semi,rms}$ in the switches and the on-state resistance $R_{ds,on}$ of the GaN GIT $(P_{\text{cond}} = R_{\text{ds,on}} \cdot I_{\text{semi,rms}}^2)$, where $I_{\text{semi,rms}}$ is quasi equal to the output inductor's rms-value $I_{\text{L,rms}}$. Assuming that at the beginning of the turn-off sequence the MOSFET channel is already blocking before the drain-source voltage increases, it only has to be considered that during the dead time interval the inductor current $I_{\rm L,rms}$ is not flowing through $R_{\rm ds,on}$ but is charging the output capacitances, which means that $I_{\text{semi,rms}}$ is slightly smaller than $I_{\text{L,rms}}$. For low switching frequencies where the dead time is considerably shorter than the switching period, this mismatch can be neglected

 $(I_{\rm semi,rms} \approx I_{\rm L,rms})$; for higher switching frequency, however, it has to be considered in the current calculation. In addition, in each loss measurement the actual case temperature $T_{\rm semi,c}$ is measured in order to determine the actual $R_{\rm ds,on}$ from the temperature dependent on-state resistance $R_{\rm ds,on}(T)$ given in the manufacturer's data sheet.

B. Experimental Results

As already mentioned, the hard-switching losses are determined with the double pulse setup shown in Fig. 9 a). For the current measurement a coaxial shunt (SDN-414-10 from T&M Research Products, $R_{\rm s} = 0.1 \,\Omega$, DC-2 GHz rated bandwidth) is used. The total commutation loop inductance loop is around $6 - 7 \,\mathrm{nH}$, where the major contribution is coming from the coaxial shunt's leads. Each switch T_1 and T_2 is realized with one GaN GIT (IFX 5893, Samples from Infineon). In Fig. 9 **b**) the measured hard-switching losses for a voltage range of 100-400 V and a current range of 2-18 A at $25 \,^{\circ}$ C are shown. As expected, the losses of both switching transients increase with the switched voltage and the total switching losses are dominated by the turn-on losses which also increase with the switched load current. Furthermore, the measured hardswitching losses match really well the experimental results found in [9].

The soft-switching losses are determined with the described calorimetric setup. The loss measurements are performed for four different half-bridge configurations. First, the soft-switching losses were evaluated for the two cases where the half bridge is either realized with one GaN GIT per switch or two parallel GaN GITs per switch. The corresponding measured soft-switching losses are shown in **Fig. 10**. As can be noticed, up to around 11 A the soft-switching losses with one GaN GITs in parallel per switch. At higher currents for one GaN GIT the losses



Fig. 9: a) Double pulse test setup used to perform the hardswitching loss measurements and b) measured hard-switching losses E_s (turn-on and turn-off) depending on the switched current I_L and the input voltage V_{in} .



Fig. 10: Measured soft-switching losses E_s depending on the switched current I_s for four different half-bridge assemblies.

TABLE III: Coefficients of the polynomial interpolation for the current range from 4 A to 14 A where $E_s(I_s) = k_0 + k_1 \cdot I_s + k_2 \cdot I_s^2 + k_3 \cdot I_s^3$.

	1 MOSFET	2 MOSFETs	1 MOSFET +	2 MOSFETs +
			$C_{\rm ext} = 600 {\rm pF}$	$C_{\rm ext} = 600 \rm pF$
$k_0[\mu J]$	1.0812	1.0933	0.7307	0.7435
$k_1[\mu J/A]$	0.4106	0.3549	0.2689	0.1942
$k_2[\mu J/A^2]$	-0.064	-0.0034	-0.0348	0.0099
$k_3[\mu J/A^3]$	0.0059	0.0008	0.0031	0.0002

strongly increase, while for two GaN GITs the losses show an almost linear current dependency.

The same measurement have been evaluated for different turn-on and turn-off resistance and also the series capacitance in the gate drive circuit was modified ($C_{\rm s} = 100 \, {\rm nF}$ instead of 10 nF), however, no influence on the switching losses could be noticed. Since even with a turn-off resistance of $R_{g,2} = 0 \Omega$ the switching losses are not decreasing, it is expected that the switching losses are primarily turn-off losses, which on the one hand arise due to the high internal gate resistance of $R_{\rm g,int} = 5.3 \,\Omega$ which inhibits a fast discharge of the gatesource capacitance and an abrupt commutation of the switch current from the MOSFET channel to the output capacitance and on the other hand due to potential output capacitance related losses during charging and discharging. Therefore, in order to prevent the drain-source voltage to noticeably increase before the GaN GIT is completely turned-off, an external output capacitance C_{ext} is placed in parallel to the switches slowing down the voltage transient (cf. Fig. 8 a)). As a result, by increasing the external output capacitance in steps of 100 pF the switching losses steadily decrease. At the same time, however, increasing the output capacitance also demands either a higher charging current (higher conduction losses) or results in longer dead times at the same current (higher reactive power and duty cycle limitations) in order to ensure softswitching. Therefore, as a trade-off an additional capacitance of $C_{\text{ext}} = 600 \,\text{pF}$ is selected and the measurement for the two mentioned configuration with either one or two GaN GITs per switch is repeated. As shown in Fig. 10, compared to the measurement without external capacitance C_{ext} , the switching losses still show the same current dependency but



Fig. 11: Measured conduction losses due to the additional conduction of the anti-parallel diode during the commutation interval.

now are strongly decreased. For the current range from 4 A to 14 A the measured losses are interpolated with a third order polynomial, which allows a simple calculation of switching losses e.g. in an optimization procedure of a converter system. The corresponding coefficients are listed in **Table III**.

Furthermore, it has to be mentioned that the GaN GIT shows a large voltage drop in reverse conduction mode, which could lead to falsified switching loss measurements (cf. Fig. 11 a)). Therefore, on the one hand external SiC-diodes (C3D1P7060Q, CREE) are placed in anti-parallel to the GaN GIT in order to keep the forward voltage drop low, and on the other hand the dead time is adjusted in such a way that after the soft-switching transition these SiC-diodes do not or just hardly conduct. In real system operation, however, this current dependent dead time usually cannot be measured but is calculated. Hence, to avoid a possible half-bridge shoot through, a certain margin is added to the calculated dead time resulting in additional conduction losses of the antiparallel diode. Therefore, this loss penalty is also analyzed for different load currents by increasing the dead time in steps of 20 ns. In Fig. 11 b) the measured conduction losses for two parallel GaN GIT's with two parallel connected SiC-diodes (2 x C3D1P7060Q, CREE) are shown. As can be noticed, this additional conduction losses only make a small contribution to the switching losses; e.g. if the diode conduction time can be held below 40 ns, the additional losses are around 1 µJ at 12 A.

IV. CONCLUSION

In this paper a simple and reliable gate drive circuit for driving GaN switches is presented. In spite of a unipolar supply voltage, the proposed gate drive circuit enables a bipolar gate voltage by means of a decoupling capacitance. On the one hand, the gate drive circuit features a duty cycle independent high dynamic performance during switching transients and on the other hand guarantees a reliable operation during onand off-states prohibiting parasitic turn-on even during fast switching with highest voltage slopes. Its reliability and proper operation is verified for different switching frequencies up to 1 MHz and voltage slopes up to $500 \,\mathrm{kV}/\mu\mathrm{s}$. In addition, the proposed gate drive was used to evaluate the switching performance of a GaN GIT under soft- and hard-switching conditions. While the hard-switching losses are measured with a conventional double pulse test, the soft-switching losses are evaluated with a calorimetric measurement setup, since the achievable accuracy of soft-switching loss measurements in a double pulse test is poor. Thus, in addition to the presented gate drive circuit, the performed evaluation of the GaN GIT provides a basis for further optimization of different converter systems.

ACKNOWLEDGMENT

The authors would like to thank Infineon Technologies Austria AG for providing the GaN GIT devices used in this study.

REFERENCES

- A. Tuysuz, R. Bosshard, J. W. Kolar, "Performance Comparison of a GaN GIT and a Si IGBT for High-Speed Drive Applications," *in Proc. of the International Power Electronics Conference - ECCE Asia (IPEC)*, Hiroshima, Japan, 18-21 May 2014.
- [2] T. Heckel, C. Rettner, M. März, "Fundamental Efficiency Limits in Power Electronic Systems," in Proc. of the IEEE International Telecommunications Energy Conference (INTELEC), Osaka, Japan, 18-22 Oct 2015.

- [3] R. M. Burkart, J. W. Kolar, "η-ρ-σ Pareto-Optimization of All-SiC Multi-Level Dual Active Bridge Topologies with Ultra-Wide Input Voltage Range," submitted to the IEEE Transactions on Power Electronics.
- [4] J. B. Fedison, M. Fornage, M. J. Harrison, D. R. Zimmanck, "Coss Related Energy Loss in Power MOSFETs Used in Zero-Voltage-Switched Applications," in Applied Power Electronics Conference and Exposition (APEC), 2014 Twenty-Ninth Annual IEEE, vol., no., pp.150-156, 16-20 March 2014.
- [5] G. Sorrentino, M. Melito, A. Patti, G. Parrino, A. Raciti, "GaN HEMT Devices: Experimental Results on Normally-On, Normally-Off and Cascode Configuration," *in proceedings of the 39th Annual Conference of the IEEE Industrial Electronics Society (IECON)*, pp.816-821, 10-13 Nov. 2013.
- [6] L. Sun, Z. Ding, D. Guo, L. Yan, C. Yan, "High Efficiency High Density Telecom Rectifier with GaN Device," *Proceedings of the IEEE International Telecommunications Energy Conference (INTELEC)*, Osaka, Japan, 18-22 Oct 2015.
- [7] A. H. Wienhausen, D. Kranzer, "1 MHz Resonant DC/DC-Converter Using 600 V Gallium Nitride (GaN) Power Transistors," *Materials Science Forum*, 740-742, pp.1123-1127, Jan. 2013.
- [8] O. Kreutzer, M. März, H. Nakata, "Full SiC DCDC-converter with a Power Density of more than 100 kW/dm³," in Materials Science Forum, vol. 821, pp.884-888, Trans Tech Publ, 2015.
- [9] A. Hensel, C. Wilhelm, D. Kranzer, "Application of a New 600 V GaN Transistor in Power Electronics for PV Systems," in proceeding of 15th International Power Electronics and Motion Control Conference (EPE/PEMC), pp.DS3d.4-1-DS3d.4-5, 4-6 Sept. 2012.
- [10] Y. Chen, F. C. Lee, L. Amoroso, H. P. Wu, "A Resonant MOSFET Gate Driver With Efficient Energy Recovery," in *IEEE Transactions on Power Electronics*, vol.19, no.2, pp.470-477, March 2004.
- [11] T. Morita, H. Handa, S. Ujita, M. Ishida, T. Uedat, "99.3% Efficiency of Boost-Up Converter for Totem-Pole Bridgeless PFC Using GaN Gate Injection Transistor," in proceedings of the International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management, PCIM Europe, Nuremberg, Germany, May 2014.
- [12] J. Lautner, B. Piepenbreier, "Impact of Current Measurement on Switching Characterization of GaN Transistors," *in proceedings of IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, pp.98-102, 13-15 Oct. 2014.