# Basic Considerations and Topologies of Switched-Mode Assisted Linear Power Amplifiers

H. Ertl, J. W. Kolar and F. C. Zach Technical University Vienna, Power Electronics Section Gusshaussstrasse 27/359/5, Vienna A-1040, Austria / Europe Tel.: +43-1-58801-3728, Fax: +43-1-505 88 70 e-mail: ertl@psl.igee.tuwien.ac.gt

Abstract – The paper presents a combined power amplifier system consisting of a linear amplifier unit with a switched-mode (class D) current dumping stage arranged in parallel. With this topology the fundamental drawback of conventional linear power amplifiers – the high loss – is avoided. Compared to a pure class D (switching) amplifier the presented system needs no output filter to reduce the switching frequency harmonics. This filter (usually of multi-stage type) generally deteriorates the transient response of the system and impairs the feedback loop design. Furthermore, the low-frequency distortions of switching amplifiers caused by the interlock delay of their power transistors are avoided with the presented switched-mode assisted linear amplifier system. This can be considered as a master-slave system with a guiding linear amplifier and a supporting class D slave unit.

The paper describes the operating principle of the system, analyzes the fundamental relationships for the circuit design and presents simulation results. Finally, various further topologies of switched-mode assisted linear amplifiers are given.

#### 1. INTRODUCTION

Conventional linear power amplifiers (Fig.1a) are replaced by switching (class D) amplifiers (Fig.1b) in an increased quantity to overcome the essential drawback of linear amplifier systems, i.e., the high losses (especially in the case of non-resistive or non-linear loads or if signals with high peakto-rms ratio are amplified [1]). Nevertheless, if the output

voltages have to be of very high quality (e.g., for high-end audio applications or for test and measuring equipment) switching amplifiers show significant limitations. The output voltages of a class D amplifier implies substantial switching frequency components (high-frequency distortion) which has to be reduced by a proper low-pass filtering arrangement. However, this filter - which has to be in general of higher order type - reduces the dynamic response and increases the output impedance of the whole amplifier system. Also, the interlock delay time of the usually applied bridge topologies, a ripple of the DC supply voltage  $\pm U$  and the on-state voltages of the power semiconductor devices (transistor and freewheeling diode) may result in low-frequency distortion [2] which hardly can be reduced by the described switching frequency output filter but has to be lowered by using a special control loop design [3, 4]. A further problem of switching amplifiers is the possible occurrence of subharmonic frequency components which may result for a small signal-toswitching-frequency ratio or if a pulse width modulation strategy with not constant switching frequency (e.g., hysteresis control or sigma-delta modulation) is applied. This subharmonic noise basically cannot be lowered by the output lowpass filter because the concerning frequency components lie within the power bandwidth of the amplifier.

To avoid the disadvantages described above, a concept is proposed consisting of a parallel arrangement of a class D switching system and a conventional linear amplifier stage



Fig.1 Simplified circuit diagram of a linear power amplifier (a) and of a class D switching amplifier (b) (the implicit body diodes of the switching MOSFETs are not shown).



Fig.2 Circuit diagram of a switched-mode assisted linear power amplifier.

(Fig.2). The output filter of the switching amplifier is reduced to a single coupling inductor determining the switching frequency ripple. Although the linear amplifier therefore can be considered as active filter which compensates the switching frequency ripple and the modulation noise, the basic idea of the proposed switched-mode assisted linear amplifier is that the linear amplifier acts as the guiding master system whereas the task of the class D (slave) stage is to take over the current of the linear stage (current dumping). In the ideal (stationary) case the linear power amplifier only has to deliver the ripple of the class D stage which significantly reduces its power losses. Contrary to a (passive) output filter of a conventional switching amplifier the linear amplifier of the proposed concept also reduces low-frequency distortions and subharmonic components. It has to be pointed out, however, that a very low output impedance of the linear system part is of paramount importance to get a high noise rejection. This circumstance has to be considered by an appropriate design of the linear amplifier circuitry and feedback system. Furthermore, the switched mode assisted linear amplifier only allows a significant reduction but not a complete loss elimination as an idealized class D amplifier. Therefore, concerning the losses the proposed system can be seen as intermediate solution between pure linear and pure class D power amplifiers. As advantage of the proposed system it has to be mentioned that the dynamic response of the whole system is determined by the linear stage and therefore not influenced by an output filter.

# 2. SYSTEM CONTROL - CALCULATION OF POWER LOSSES

The guidance of the class D part is realized by a current controller whose reference value is identical to the current through the load. Thus, only the control error and the ripple has to be delivered by the linear stage. Instead of an explicit subtraction of reference value (load current i) and actual value (class D stage output current  $i_{sw}$ ) the calculation of the controlling quantity can be done in an implicit manner by direct measurement of the linear stage output current  $i_{LIN}$ . In the simplest case the current controller can be a hysteresis controller (cf. Fig.2) which results in a non-constant switching frequency within the fundamental period of the amplified signal. As an alternative, also a pulse width modulator (PWM) with a superimposed linear current controller or other types of

current controllers being well known from switched-mode power supplies (e.g., conductance control) can be applied. The usage of a pulse width modulator allows a switching frequency being constant which is, however, of not essential significance for this application as stated before. An advantage of the hysteresis controller is its inherent overmodulation ability which yields a more efficient utilization of the DC supply voltage ±U. On the other side, PWM current controllers with their well defined switching instants allow an easier extension of the class D stage to a parallel arrangement being operated in an optimum phase shifted manner in order to reduce the total ripple current, or increase the effective switching frequency, respectively. However, it should be mentioned that there exist solutions for two hysteresis controlled converter branches (arranged in parallel) where a suboptimal phase shift can be achieved in a very simple way (cf. section 5).

In the following, the losses of the linear amplifier stage shall be calculated for the case that a hysteresis current controller with a constant tolerance band  $\Delta I$  is applied. It is assumed that the load current i and the output voltage u can be treated as constant within the switching interval T or, that there exists a sufficient signal-to-switching frequency ratio, respectively (cf. Fig.3). Furthermore, the power transistors are assumed to be ideal (neglection of delay times, on-state voltages etc.) Also, DC supply voltage variations are neglected.

Switching Frequency. With the assumptions given above the output voltage u (averaged within a pulse interval T) is determined by the duty cycle  $\delta$ . If we apply the definition m = u/U for normalizing the output voltage (m = -1...+1) we get

$$\delta = \frac{1 + u/U}{2} = \frac{1 + m}{2}.$$
 (1)

According to  $u_L = L di_{sw}/dt$  the switching frequency  $f_s = 1/T$  can be calculated:

$$f_{S} = f_{S,max} \cdot (1 - m^{2})$$
 with  $f_{S,max} = \frac{U}{2L \cdot \Delta I}$ . (2)

**Power Losses.** The power losses of the linear stage depend on its operating mode, where one has to distinguish between class A (linear amplifier with quiescent current eliminating crossover distortions) and class B (without quiescent current) mode. The following table gives the local losses (i.e., the losses averaged within a switching period T) of the upper transistor TU and the lower transistor TL of the linear stage where it is assumed that for class A mode the quiescent current is as small as possible ( $I_0 = I_{0,min} = \Delta I/4$ ):

	class B	class A
$i_{TU,avg} = i_{TL,avg} =$	$\frac{1}{8}\Delta I$	$\frac{1}{4}\Delta I$
$p_{TU} = (U - u) \cdot i_{TU,avg} =$	$U\Delta I \cdot \frac{1}{8}(1-m)$	$U\Delta I \cdot \frac{1}{4}(1-m)$
$\mathbf{p}_{TL} = (\mathbf{U} + \mathbf{u}) \cdot \mathbf{i}_{TL,avg} =$	$U\Delta I \cdot \frac{1}{8}(1+m)$	$U\Delta I \cdot \frac{1}{4}(1+m)$
$p_{\rm T} = p_{\rm TU} + p_{\rm TL} =$	$U\Delta I \cdot \frac{1}{4}$	$U\Delta I \cdot \frac{1}{2}$
		(3)

For  $I_Q = \Delta I/4$  the class A mode losses are twice the losses of the class B mode. The total transistor losses  $p_T$  are not dependent on the modulation index m and therefore, the local transistor losses  $p_T$  also represent the global (i.e., the losses averaged within the fundamental period of the amplified signal) losses  $p_T = P_T$ .

Influence of the Switching Frequency on the Amplifier Bandwidth. According to Eqs.(3), the demand for low power losses implies a small ripple amplitude  $\Delta I$ . However, for a defined maximum switching frequency  $f_{S,max}$  this would result in the usage of a high value of the inductance L. On the other side, a higher value of L reduces the power bandwidth  $f_B$  of the switched-mode current dumping stage. If we normalize  $\Delta I$ with respect to the value U/R (maximum load current, resistive load  $\underline{Z}_L = R$  assumed), i.e.,  $k_{\Delta} = \Delta I / (U/R)$ , we receive from Eq.(3)

$$P_{\rm T} = \frac{U \cdot \Delta I}{4} = \frac{U^2}{R} \cdot \frac{1}{4} k_{\Delta} \tag{4}$$

for a class-B linear stage ( $k_{\Delta}$ ... normalized ripple amplitude). The power bandwidth of the current dumping stage can be defined as  $f_B = R/(2\pi L)$  (if full output voltage utilization has to be achieved without overmodulation). Using Eq.(2) this leads to

$$\frac{f_{S,max}}{f_B} = \frac{\pi}{k_\Delta}.$$
(5)

This equation shows clearely that the switching frequencyto-bandwidth ratio is linked to the losses of the linear system. For a given maximum switching frequency and a required power bandwidth of the whole amplifier the current ripple (and therefore the power losses) is (are) fixed. However, there are some possibilities to overcome this fundamental limitation: (1) Usage of a higher supply voltage for the switching



Fig.3 Voltage and current waveforms of a switched-mode assisted linear power amplifier; (a): switching stage output voltage; (b): output currents of the class D system and of the linear stage; (c) and (d): transistor currents for class B mode of the linear amplifier part; (e) currents for class A mode.

stage (reduced modulation index); (2) splitting-up the current dumping stage in several parallel branches operated in a phase shifted manner or application of a three-level topology (simultaneous reduction L and of  $\Delta I$ ); (3) higher order type coupling impedance of the switching stage (e.g.,  $L \rightarrow LCL$ ). It has to be noted that the described effect only limits the power bandwidth of the current dumping stage and not of the whole amplifier system whose dynamic response (especially the slew-rate) is determined by the linear stage. (Full power operation of the amplifier above  $f_B$ , however, can cause a thermal overload of the linear stage.)



Fig.4 MOSFET safe operating area a) and the power losses b) of conventional linear power amplifiers and switched mode assisted linear (SMAL) amplifiers (both class B mode) for sinusoidal output voltage (normalized amplitude  $M = \hat{U}/U$ ) and different load current displacement factors cos $\phi$ . (The losses are normalized to U<sup>2</sup>/Z<sub>L</sub>, U...supply voltage, Z<sub>L</sub>...magnitude of the complex load impedance).



Fig.5 Simulated current wave shapes of a 1kW switched-mode assisted linear power amplifier; left: sine wave response, right: pulse response; parameters: U= $\pm$ 80V, R=2.5 $\Omega$ , f<sub>B</sub>=10kHz, f<sub>S,max</sub>=200kHz,  $\Delta$ I=5A.

## 3. DIMENSIONING EXAMPLE -- SIMULATION RESULTS

A prototype system of a 1kVA switched-mode assisted amplifier system with the nominal values  $U = \pm 80V$ ,  $R = 2.5\Omega$  (resistive load  $Z_L = R$ ; RMS value of the sinusoidal output voltage: 50V),  $f_B = 10$ kHz,  $f_{S,max} = 200$ kHz shall be calculated briefly. According to Eq.(5) we receive  $k_{\Delta} = 0.157$ , i.e., a current ripple of  $\Delta I = 5A$  and a total power loss  $P_T \approx 100/200W$  (class B- / class A- mode). As can be seen from Fig.4b, the power losses of the proposed system are far beneath the losses of conventional linear power amplifiers, especially for the case of non-resistive loads (e.g., the losses of a conventional linear amplifier would be  $P_T \approx 1$ kW for M=1 and cos $\phi$ =0.5). However, it has to be admitted that the losses shown in Fig.4 for the switched mode assisted amplifier do not include the losses of the switching stage. On the other side, the efficiency of switched-mode bridge topologies usually lies above 95% so that the total losses of switched-mode assisted amplifiers would not be increased significantly as compared to conventional linear amplifiers.

The current wave shapes of the simulated 1kW amplifier system are shown in Fig.5. There, the pulse response demonstrates the limited slew-rate of the switched-mode current dumping system. In this case the output current of the linear amplifier  $i_{LIN}$  not only has to compensate the ripple of the switching state but also has to take over the dynamic current peaks ( $i_{LIN}$  therefore cannot be guided completely within the tolerance band  $\Delta I$ ). This effect results in increased power losses of the linear stage.

# 4. LINEAR STAGE DESIGN - OUTPUT IMPEDANCE

A very low magnitude Z of the high-frequency output impedance  $\underline{Z}$  of the linear stage is of fundamental importance for a high cutput voltage signal-to-noise ratio (SNR) of the system because the ripple current  $\Delta I$  of the switching stage generates a noise voltage  $Z \cdot \Delta I$ . If we strive for an SNR of, e.g.,  $\geq 80$ dB, for the system simulated in the previous section an output impedance of  $Z \leq 2\hat{U}/(\Delta I \cdot 10^{SNR/20}) \approx 3m\Omega$  has to be guaranteed which complicates the design of the linear stage.

Today, the output stages of linear amplifiers usually are realized by using power MOSFET source followers [5]. The output impedance of source followers is defined by the transconductance  $g_m$  of, e.g., the upper transistor and is also influenced by the output impedance  $R_i$  of the driver stage (cf. Fig.6) in the upper frequency region.



Fig. 6 Output impedance of source followers.

In general, the transconductance of power MOSFETs is far too low to get an output impedance in the desired m $\Omega$ -range (cf. Fig.7 – open loop: Z  $\approx 0.8\Omega$  for the assumed maximum switching frequency  $f_{s,max} = 200$ kHz). Actually this fact is not of primary significance because the effective output impedance is reduced by the loop gain of the feedback system (introduced originally to improve the linearity of the amplifier). For the described system we have to adjust the loop gain to  $\approx$ 50dB at 200kHz. A higher loop gain would allow to



Fig. 8 Simplified schematic diagram of the linear amplifier stage.



Fig. 7 Output impedance of the linear amplifier stage.

further increase the SNR but would reduce the stability margin of the linear amplifier system. The frequency response of the amplifier mainly is determined by that of the voltage booster stage (cf. Fig. 8) because the output current buffer usually shows a much higher bandwidth due to the application of MOSFETs and a high-frequency driver stage using bipolar video transistors. Contrary to conventional linear power amplifiers the frequency design of the voltage booster has to be performed not only regarding the power bandwidth but also has to consider the switching frequency of the current dumping stage in order to get the described reduction of the output impedance. Therefore, we use a symmetric wide-band pushpull differential amplifier arrangement with a relatively low gain of 10 (defined by the internal current feedback resistors) which, on the other side is high enough to use a conventional OP-AMP as feedback amplifier (output voltage swing  $\pm 7V$ ). This OP-AMP is used as a PI-controller to increase the loop

> gain (and, therefore, reduce the switching frequency noise components) in the region of lower frequencies and to enhance the linearity of the system.

> A further improvement of the loop gain could be achieved by the well known principle of splitting-up the voltage booster into a lowfrequency part with full output voltage swing (for amplification of the real input signals) and a high-frequency small-signal path being arranged in parallel to increase the loop gain in the switching frequency region [6]. However, in any case the design of the feedback loop has to be adopted if the load impedance shows a capacitive portion due to the then given additional phase shift. In this case it would be more efficient to directly improve the output impedance of the current buffer stage using a feedforward compensation [7] or an inner feedback/feedforward corrector scheme as proposed in [8]. It has to be noted that concerning the

output impedance the realization of the output stage using bipolar power transistors would probably be a better solution because of their higher transconductance as compared to MOSFETs. On the other hand power MOSFETs have the advantage of a rectangular safe operating area which is of importance for the pulse response of the amplifier (cf. Fig. 5, right hand side).

### 5. TOPOLOGY SURVEY

Concluding the paper we want to give a brief survey of further topologies of switched-mode assisted linear power amplifiers. Figure 9a shows a topology for reduction of the linear stage power losses by ripple cancellation using, e.g. four switching stages arranged in parallel and operated in a phase-shifted manner. The easiest way to obtain the optimum phase shift is the application of an explicit pulse width modulator with a superimposed linear current controller instead of the hysteresis current controller described so far. In this case, however, special controller extensions have to be added to guarantee a uniform current sharing between the several converter branches [9]. But also if hysteresis current controllers are applied (quasi-) optimal phase-shifted output currents of the single converter branches can be realized using coupled (or partially common) output inductors [10]. If the total ripple amplitude of each converter branch exceeds twice the average output current soft-switching can be obtained by adding capacitors across the switching transistors [11]. The primary advantage of this structure is that the worse switching behavior of the MOSFET body diodes does not further contribute to the switching losses. However, the on-state losses are increased by  $\approx 33\%$  due to the triangular current waveform and the resistive on-state characteristic of power MOSFETs.



Fig.9 Further topologies of switched-mode assisted linear power amplifiers: a) ripple reduction by multiple bridge legs operated with a phase shift; b) ripple reduction using a three-level topology; c) avoiding the p-channel MOSFET of the linear stage (high-voltage applications); d) ripple reduction using two parallel branches with explicit free-wheeling diodes (e.g., Schottky-diodes); e) isolated topology using bidirectional rectification and a linear amplifier in full-bridge configuration; f) isolated topology using a four-quadrant Cuk-converter.

Contrary to the parallel converter branches discussed before a ripple reduction also can be achieved using a switching stage of multilevel structure (e.g., as shown in Fig.9b, the well known three-level converter) which would be of interest especially for high output voltages because switching power transistors with lower rated voltage can be used (e.g., 500V power MOSFETs instead of 1000V types which would lower the on-sate losses noticeably).

Figure 9c shows a modification which is also of interest in the higher voltage region. P-channel power MOSFETs used in the linear amplifier stage usually are available only with rated voltages lower than 200...500V. If the tolerance band of the hysteresis current controller is modified in that way that the linear stage only has to support positive output currents, the pchannel part can be omitted. However, in this case the pulse response of the whole system is not uniform due to the different slew rates of the rising (defined by the linear stage) and the falling (defined by the switching stage) slope.

A free-wheeling action of the relatively slow internal body diodes of the power MOSFETs can be avoided in the hardswitching mode by using the circuit topology shown in Fig.9d. There, explicite fast-recovery diodes can be used. The two branches of the system operate in parallel only concerning the ripple currents. Contrary to the circuit of Fig.9a a very simple phase shifted PMW control scheme can be applied because no load sharing has to be provided.

The presented fundamental operating principle of switchedmode assisted linear power amplifiers can also be extended to isolated converter structures which would be of especial interest because this solution avoids the explicit power supply unit (usually an SMPS for generating the DC supply voltage  $\pm U$ being isolated from the mains). An isolated SMAL-amplifier can be realized by the application of a full-bridge switchingconverter and a high-frequency isolating transformer (cf. Fig 9e). However, for non-resistive amplifier loads a bidirectional power flow capability has to be considered and an active "rectifier" stage (four bidirectional switches at the secondary side of the high-frequency transformer) would be necessary [12, 13]. The switched-mode stage is supplied, e.g., by the rectified AC mains voltage, whereas an additional DC-DC converter (not shown in Fig.9e) is required to generate the (isolated) supply voltage of the linear amplifier stage (realized here also using a full-bridge topology). The output power of the DC-DC converter is about in the range of the losses of the linear part and, therefore, relatively small as compared to the total output power of the amplifier. A further possibility for achieving an isolated current dumping stage would be the application of a class-D amplifier based on a four-quadrant Cuk-converter as described in [14] (cf. Fig.9f) which would reduce the number of switching transistors significantly as compared to the topology of Fig.9e.

In this paper the basic relationships of combining linear power amplifiers with current dumping switching amplifiers has been presented. Presently, a laboratory model of the system which is described and simulated in section 4 is realized. Measuring results and experiences taken from the practical realization will be presented in a future paper.

# REFERENCES

- F. H. Raab, "Average Efficiency of Class-G Power Amplifiers," *IEEE Transactions on Consumer Electronics*, Vol. CE-32, No. 2, pp. 145–150 (1991).
- [2] R. W. Erickson and R. D. Middlebrook, "Origin of Harmonic Distortion in Switching Amplifiers," in *Proc. of the 4th Annual International Power Conversion Conf.*, San Francisco, CA, March 29–31, pp. 567–582 (1982).
- [3] Z. Lai and K. M. Smedley, "A New Extension of One-Cycle Control and Ist Application to Switching Power Amplifiers," in *Proc. of the* 10th Annual IEEE Applied Power Electronics Conf., Dallas, TX, March 5–9, Vol.2, pp. 826–831 (1995).
- [4] Z. Lai and K. M. Smedley, "A Low Distortion Switching Audio Amplifier," in Proc. of the 26th Annual IEEE Power Electronics Specialists Conf., Atlanta, GA, June 18-22, Vol.I, pp. 174-180 (1995).
- [5] B. Roehr, "A Simple Direct-Coupled Power Mosfet Audio Amplifier Topology Featuring Bias Stabilization," in *IEEE Transactions on Consumer Electronics*, Vol. CE-28, No. 4, pp. 546–552 (1982).
- [6] P. Horowitz and W. Hill, "The Art of Electronics," 2nd ed., Cambridge University Press, 1989.
- [7] W. M. Leach, Jr., "Feedforward Compensation of the Amplifier Output Stage for Improved Stability with Capacitive Loads," in *IEEE Transactions on Consumer Electronics*, Vol. CE-34, No. 2, pp. 334–338 (1988).
- [8] R. R. Cordell, "A MOSFET Power Amplifier with Error Correction," in MOSPOWER Applications Handbook, Siliconix Inc., pp. 6-111 – 6-124 (1984).
- [9] L. Balogh and R. Redl., "Power Factor Correction with Interleaved Boost Converters in Continuous-Inductor-Current Mode," in *Proc. of* the 8th IEEE Applied Power Electronics Conf., San Diego, CA, March 7-11, pp. 168-174 (1993).
- [10] J. W. Kolar, G. R. Kamath, N. Mohan, and F. C. Zach, "Self-Adjusting Input Current Ripple Cancellation of Coupled Parallel Connected Hysteresis-Controlled Boost Power Factor Correctors," in Proc. of the 26th Annual IEEE Power Electronics Specialists Conf., Atlanta, GA, June 18-22, pp. 164-173 (1995).
- [11] R. Joensson, "Optimizing a New Mosfet Switch Circuit for Frequency Inverters," in Proc. of the 18th Int. Power Conversion and Intelligent Motion Conf., München, Germany, June 6-8, pp. 287– 299 (1989).
- [12] D. M. Divan, "Inverter Topologies and Control Techniques for Sinusoidal Output Power Supplies," in *Rec. of the 6th IEEE Applied Power Electronics Conf.*, Dallas, TX, March 10–15, pp. 81–87 (1991).
- [13] B. Taylor, "The High Power Ampliverter Tomorrow's High Efficiency Audio Power Amplifier," in *Proc. of the 28th Int. Power Conversion and Intelligent Motion Conf.*, Nürnberg, Germany, June 28–30, pp. 79–87 (1994).
- [14] S. Cuk and R. D. Middlebrook, "Advances in Switched-Mode Power Conversion," in *IEEE Transactions on Industrial Electronics*, Vol. IE-30, No. 1, pp. 10–29 (1983).