



Power Electronic Systems  
Laboratory

© 2013 IEEE

Proceedings of the 14th IEEE Workshop on Control and Modeling for Power Electronics (COMPEL 2013), Salt Lake City, USA, June 23-26, 2013

## **Comparative Evaluation of SiC and Si PV Inverter Systems Based on Power Density and Efficiency as Indicators of Initial Cost and Operating Revenue**

R. Burkart,  
J. W. Kolar

This material is published in order to provide access to research results of the Power Electronic Systems Laboratory / D-ITET / ETH Zurich. Internal or personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution must be obtained from the copyright holder. By choosing to view this document, you agree to all provisions of the copyright laws protecting it.



Eidgenössische Technische Hochschule Zürich  
Swiss Federal Institute of Technology Zurich

# Comparative Evaluation of SiC and Si PV Inverter Systems Based on Power Density and Efficiency as Indicators of Initial Cost and Operating Revenue

Ralph M. Burkart and Johann W. Kolar  
 Power Electronic Systems Laboratory  
 ETH Zurich, Physikstrasse 3  
 Zurich, 8092, Switzerland  
 burkart@lem.ee.ethz.ch

**Abstract**—In this paper, two three-level three-phase all Si PV inverter topologies are compared to a standard two-level three-phase topology employing SiC-based power transistors. In a comparative evaluation based on multi-objective component modeling, the performance trade-offs between achievable efficiency and power density are systematically analyzed for all systems. On the one hand, this is to investigate the potential of SiC to decrease the system complexity while achieving similar or better performance. The analysis shows that a similar power density and efficiency can be obtained with the SiC two-level system while requiring only one tenth of the chip area when compared to the three-level Si inverters. On the other hand, in a next step, using power density and efficiency as indicators for initial inverter cost and operational revenue, the trade-off analysis will allow to determine the economically optimal system dimensioning.


**Index Terms**—Photovoltaic systems, SiC semiconductors, Cost benefit analysis, Reliability.

## I. INTRODUCTION


The prolonged research activities undertaken at several semiconductor manufacturers has recently resulted in first

commercially available and mature SiC-based power transistors, such as MOSFETs, JFETs and BJTs [1], [2], [3]. In literature, the advantages of SiC- over standard Si-based devices have been discussed for several years and have unanimously found to be the superior blocking voltage capabilities and the significantly decreased switching and conduction losses (exemplarily [4], [5]).

In recent years, the rapidly emerging field of photovoltaic (PV) power converters has been proposed as a major field of application where the cost premium of SiC power transistors can be justified by substantial performance gains. Analyzing the respective literature for three-phase PV inverters, such as [7], [8], [9], [10], [11], it becomes apparent that divergent opinions exist on how to exploit best the performance advantages offered by SiC. In [7], it is recommended to use the low-loss potential of SiC exclusively to maximize the converter efficiency rather than the power density. It is argued that the accumulated operational revenue due to more power fed into the grid will be higher than the savings on smaller passive components. In contrast, [8] suggests to focus on increasing the power density. This can be achieved by employing higher switching frequencies and switches with high rated blocking



**Fig. 1:** Topologies considered for the comparative analysis between Si- and SiC-based semiconductors in PV inverters. (a) Three-level I-type topology with input three-level DC/DC boost converter (3LI+3LBC) employing Si IGBTs and diodes. (b) Three-level T-type topology with input three-level DC/DC boost converter (3LT+3LBC) employing Si IGBTs and diodes. (c) Two-level voltage source inverter topology with input two-level DC/DC boost converter (2LVSI+2LBC) employing SiC JFETs and diodes (highlighted grey).



**Fig. 2:** Generic topology of the considered three-phase PV inverter with boost inductors and output  $LC$  EMI filter. A  $\Delta$ -Y transformer connects the 400 V low voltage secondary side (non-public industrial grid) to a European 50 Hz medium voltage grid. With minor adoptions in the filter due to different applicable EMI emission limits [6], the same topology could also be used in a (grounded) public low voltage grid.

voltages of 1700 V. The latter enables omitting the DC/DC boost converter stage which is normally required in 400 V AC grid applications. Finally, [9], [10], [11] pursue a mixed strategy of increasing both efficiency and power density (by means of higher switching frequencies). Switching frequencies of up to 144 kHz are reported.

The main shortcoming of the aforementioned contributions is the lack of a systematic analysis of the optimal mix between efficiency improvement and power density increase. Moreover, except in [11], the impact of increased switching frequencies and faster switching speeds on important converter components, such as the EMI filter, heat sink, PCB or housing is mostly neglected or only qualitatively discussed.

In this paper, the potential of SiC power transistors is investigated by means of comparing two commonly used, high-efficient but rather complex three-level three-phase topologies employing standard Si devices (**Fig. 1(a),(b)**) to a simpler, more industry-friendly and potentially more reliable two-level topology which is equipped with superior SiC devices (**Fig. 1(c)**). All relevant converter components including the EMI filter are considered. On the one hand, the comparison is performed in order to examine the potential of SiC to decrease the system complexity while achieving similar or better performance. On the other hand, the trade-offs between achievable efficiency and power density are systematically analyzed. Since the power density can be seen as an indicator for the initial inverter cost and the efficiency as an indicator for the operational revenue of the inverter, in a next step, this analysis can be used to determine the economically optimal inverter dimensioning.

## II. SYSTEM SPECIFICATIONS

The generic system topology for the comparative analysis of the selected topologies shown in **Fig. 1** is depicted in **Fig. 2**. The PV inverters with boost inductors and output  $LC$  EMI filter are connected to a European 50 Hz medium voltage grid.

The RMS line-to-line voltage on the secondary side of the  $\Delta$ -Y transformer, which is a non-public industrial grid, is assumed to be 400 V with worst case deviations of  $\pm 10\%$ . The same topology could also be used in a public low voltage grid. This would require minor adoptions in the EMI filter due to different EMI emission limits [6]. With focus on a future implementation, the rated system power is chosen to be  $P_r = 10$  kW. Based on the discussion in [12], the considered MPP voltage range is assumed to be

$$\bar{u}_{PV} = [450 \text{ V}, 820 \text{ V}], \quad (1)$$

which enables, in conjunction with a DC/DC boost input stage, a temperature range of the solar generator of approximately  $-20$  to  $70^\circ\text{C}$  and the use of 600 V and 1200 V rated semiconductors.

A standard sinusoidal PWM modulation scheme with third-harmonic injection has been assumed throughout this work. The boost converters employ the same switching frequency as the respective inverter stage. The three-level boost converters operate with an interleaved switching scheme and duty cycles lower than  $D < 0.5$ , yielding a doubling of the switching frequency seen by the two DC inductors  $1/2 L_{DC}$ . Taking into account that only half the DC voltages are applied, the required total inductance  $L_{DC}$  is one quarter of the respective value for the two-level boost inductor.

## III. SEMICONDUCTORS

### A. Semiconductor Selection

The semiconductors considered in this work are listed in **Tab. I**. All devices are available in the TO-247 package which facilitates comprehensive switching loss measurements of the selected semiconductors. Paralleling of the devices is not intended, however employment of different devices for the inverter stages and boost converters are considered. For simplicity reasons, the discrete diodes of the 3LI+3LBC and

**Tab. I:** Considered semiconductors and corresponding topologies.

| Device              | Material | Description   | Topology            |
|---------------------|----------|---|---------------------|
| IKW{30, 50, 75}N60T | Si       | 600 V T&FS IGBTs with anti-parallel diode                         | 3LI+3LBC & 3LT+3LBC |
| IKW{25, 40}N120H3   | Si       | 1200 V Highspeed T&FS IGBTs with anti-parallel diode              | 3LT+3LBC            |
| IJW120R100T1        | SiC      | 1200 V 100 m $\Omega$ normally-on JFET with integrated body diode | 2LVSI+2LBC          |
| IDW{20, 30}S120     | SiC      | 1200 V Schottky diode   | 2LVSI+2LBC          |




**Fig. 4:** Switching loss measurement test bench implementing a single phase bridge of the inverter stage of each topology.

3LT+3LBC topology are implemented using the anti-parallel diodes of the respective 600 V IGBTs.

### B. Switching Loss Measurements

A reliable system dimensioning requires accurate performance data of the employed components and materials. However, the datasheet values for the switching losses are often incomplete. Moreover, the switching losses are to a wide degree application and layout dependent. This holds especially true for the 3LT inverter topology where 600 V devices commute with 1200 V rated devices [14]. Further motivated by the fact that the main intention of this work is the analysis of the impact of using different power transistors (featuring widely


**JFET 1200V vs. JFET 1200V (body diode) 2LVSI+2LBC**



**Fig. 5:** Measured turn-off and turn-on switching loss energies  $E_{off}$ ,  $E_{on}$  respectively, for the commutation between one of the selected SiC JFETs and the internal body diode of the opposed JFET in the inverter stage of the 2LVSI+2LBC topology ( $I_D = 13$  A,  $U_{DS} = 600$  V,  $T_j = 25$  °C). It can be seen that the turn-off switching transition is close to zero voltage switching (ZVS).

varying switching performances), extensive measurements of the switching losses were conducted. For this purpose, the test bench shown in **Fig. 4** has been built which implements a single phase bridge of each of the investigated topologies. For simplicity reasons, it is assumed that the switching loss energies in the boost converter stages are similar to the losses

**JFET 1200V vs. JFET 1200V (body diode) 2LVSI+2LBC**



**Fig. 3:** Measured switching loss energies for the selected SiC JFETs employed in the 2LVSI+2LBC inverter stage. For commutating currents  $I_D \lesssim 13$  A the turn-off losses  $E_{off}$  largely correspond to the energy stored in the output capacitor  $C_{oss}$  of the device. For this operating range, the switching transitions are close to zero-voltage switching (ZVS, see also **Fig. 5**) [13]. The internal body diode features a similar switching performance as SiC Schottky diodes known for their nearly vanishing reverse recovery current characteristics. It can be seen from the respective figures that most of the diode turn-off losses  $E_{off(D)}$  are due to the charging of  $C_{oss}$ , whose energy is released again at turn-on.

**Tab. II:** Employed components and materials and respective dimensioning rules and constraints.  $T_{j,\max}$  denotes the maximum admissible semiconductor junction temperature. The worst case ambient temperature is assumed to be  $T_{\text{amb,max}} = 40^\circ\text{C}$ .  $\Delta i_{L_{\text{DC}}}$  and  $\Delta u_{C_{\text{DC},1}}$  are worst case high-frequency peak-to-peak current and voltage deviations.

|                    | Implementation   | Dimensioning constraints   |
|--------------------|--|--|
| Cooling system     | Custom Al heat sink with forced air cooling,<br>$CSPI = 9 \text{ W/K dm}^3$ [12] | $T_{j,\max} = 125^\circ\text{C} @ T_{\text{amb,max}} = 40^\circ\text{C}$   |
| $L_{\text{DC}}$    | Metglas 2605S3A amorphous alloy & foil winding                                   | $\Delta i_{L_{\text{DC}}} = 30\%$<br>$T_{L,\max} = 100^\circ\text{C} @ T_{\text{amb,max}} = 40^\circ\text{C}$            |
| $C_{\text{DC},1}$  | EPCOS MKP DC B3277 film 1100 V   | $\Delta u_{C_{\text{DC},1}} = 2\%$   |
| $C_{\text{DC},2}$  | 2 × EPCOS B43501 aluminium electrolytic 500 V                                    | Current handling capability, BDEW standard [15]  |
| $L_{\text{boost}}$ | Metglas 2605S3A amorphous alloy & foil winding                                   | BDEW standard [15], CISPR 11 Class A EMI [6]<br>$T_{L,\max} = 100^\circ\text{C} @ T_{\text{amb,max}} = 40^\circ\text{C}$ |
| $L_{\text{DM}}$    | Laminated Si steel & foil winding  |  |
| $C_{\text{DM}}$    | EPCOS X2 MKP B3292 E/F 305 V AC  |  |
| $C_{\text{CM}}$    | EPCOS MKP B3279 400 V AC   |  |

in the inverter stages when employing the same switches.

The switching loss energies were measured as a function of the commutating drain current  $I_{\text{D}}$  and drain source blocking voltage  $U_{\text{DS}}$  as well as the semiconductor junction temperature  $T_{\text{j}}$ . For the 600 V rated IGBTs employed in the 3LI+3LBC topology, good agreement was found with the datasheet values. In contrast, the losses measured for the 3LT+3LBC inverter stage significantly vary from the datasheet values as expected, since 1200 V components commute with 600 V components. The chip area dependency of the switching loss energies was generally found to be small. Measurement results for the SiC JFETs operating in a half bridge arrangement of the 2LVSI+2LBC inverter stage are shown in **Fig. 3** and **Fig. 5**. In contrast to the investigated Si IGBTs, the switching loss energies of the SiC JFETs are nearly independent from the temperature but exhibit a strong non-linear dependence from the current.

#### IV. SYSTEM DIMENSIONING

In this section, the dimensioning procedure of the inverter systems is discussed. For the given semiconductors presented in **Sec. III** and different switching frequencies, the achievable efficiency and the required inverter size needs to be estimated. The considered components beside the semiconductors are the cooling system, the passive components in the DC link as well as the AC filter components. The required analytical loss, volume and thermal models are largely taken from [12], [16]. A summary of the employed materials and components as well as the respective dimensioning rules and constraints are given in **Tab. II**. The dimensioning methodology assumes continuous variables and thus allows for arbitrarily sized components or the employment of a non-integer amount. The dimensioning criteria will be discussed in brief, while more detailed information can be found in [12], [16]:

- *Semiconductors and cooling system:* based on a thermal model, the cooling system is dimensioned such that for the worst case  $T_{\text{j}}^* = T_{\text{j,max}} = 125^\circ\text{C}$ , given  $T_{\text{amb}} = 40^\circ\text{C}$ , where  $T_{\text{j}}^*$  denotes the highest occurring junction temperature [14], [17]. For the semiconductor losses, the methods of [16] were adopted as averaging methods (e.g.


[18]) would lead to significant errors due to the strongly non-linear dependency of the switching loss energies of the SiC JFETs (**Fig. 3**). As opposed to [12], the semiconductor loss models were extended so as to include the influence of the junction temperature.

- *DC passives:* the DC inductances are chosen such that the peak to peak ripple currents are limited to 30 % of the fundamental current. The volume is optimized under consideration of the worst case temperature  $T_{L,\max} = 100^\circ\text{C}$  and the flux density saturation. The film capacitors exhibit a worst case high-frequency peak to peak voltage ripple of  $\Delta u_{C_{\text{DC},1}} = 2\%$  whereas the ELCO capacitors are designed so as to meet the required current handling capability. Furthermore, the DC-link capacitance needs to be chosen sufficiently high in order to fulfil the fault-ride-through requirements according to [15].
- *$L_{\text{boost}}$  and LC filter:* the AC filter elements are chosen so as to comply with the CISPR 11 EMI Class A limits [6] and the medium voltage grid harmonics requirements defined in [15]. A single filter stage after the boost inductors proved sufficient to achieve the identified required attenuation values [19]. After computing the required inductance values, the respective coils are, in the same manner as the DC coils, optimized with respect to the volume.
- *Constant losses:* Constant losses independent from the topology and switching frequency of  $P_{\text{aux}} = 5 \text{ W}$  for the auxiliary supply and DSP unit are accounted for.

#### V. PERFORMANCE COMPARISON

This section presents the results of the comparative evaluation of the topologies shown in **Fig. 1**. The trade-offs between total volume and European efficiency [20] is graphically depicted in **Fig. 8**, whereas **Fig. 6** and **Fig. 7** give more detailed information on the loss and volume breakdown for the employed components.

For the considered switching frequency range  $f_{\text{sw}} = [4, 24] \text{ kHz}$  it can be seen that the 2LVSI+2LBC topology achieves the highest efficiencies of all considered topologies. This is exclusively due to the low switching and conduction




**Fig. 8:** Trade-off analysis between European efficiency  $\eta_{\text{EURO}}$  and total inverter volume  $V_{\text{tot}}$ , parameterized by the switching frequency  $f_{\text{sw}}$ .  $U_{C_{\text{DC},1}} = 600 \text{ V}$ ,  $U_{C_{\text{DC},2}} = 650 \text{ V}$ . Constant chip areas  $A_{\text{Si}}$  and  $A_{\text{SiC}}$  have been assumed (independent from the switching frequency) for all topologies. The indicated values each represent the sum of the chip areas of all semiconductors employed in the topologies: the combinations IKW50N60T (3LI+3LBC), IKW50N60T/IKW40N120H3 (3LT+3LBC) and IJW120R100T1/IDW20S120 (2LVSI+2LBC) were found to be the optimal selections guaranteeing the lowest overall losses. The nearly equal efficiencies of the 2LVSI+2LBC for 4 and 8 kHz are a result of the balanced sum of switching losses and losses in the passives (see Fig. 6).

losses of the employed SiC devices. In contrast, the 3-level Si topologies are suitable for higher power densities due to small EMI filters and DC passives. An interesting area for further investigations lies in between where all topologies achieve a similar performance ( $V_{\text{tot}} \approx 3 \text{ dm}^3$ ,  $\eta_{\text{EURO}} \approx 98.2\%$ ). Here, it can be concluded that with SiC a similar performance


regarding efficiency as well as size of the passives can be achieved while offering a simpler and more standard topology. Moreover, the SiC 2LVSI+BC topology requires only one tenth of the chip area when compared to the Si systems. Eventually, for frequencies around 20 kHz, the total volume of all topologies reaches a minimum and starts to gradually increase again with even higher frequencies. This is due to several reasons:

- The total capacitor size is nearly constant (Fig. 7) due to the bulk volume associated with the DC-link capacitor  $C_{\text{DC},2}$ . Its volume does not change as the required current handling capability is constant over frequency. The capacitor volume thus represents a virtual lower limit of the achievable volume.
- The required AC filter inductance and capacitance values do not proportionally scale with  $1/f_{\text{sw}}$  as a result of the fixed emission limits defined in the considered standards [6], [15].
- High-frequency losses in the inductors (proximity losses, losses due skin effect, high-frequency core losses) increase with rising frequency and eventually limit the volume reduction due to lower required inductance values considerably.
- Increased switching frequencies yield higher switching losses and thus a larger heatsink. This ultimately outweighs the volume savings on the remaining passive components.

Due to the above discussed effects, the investigation of higher



**Fig. 6:** Breakdown of the losses for the employed components and for different switching frequencies  $f_{\text{sw}}$ .  $P_{\text{EURO},C}$  and  $P_{\text{EURO},L}$  are the total losses in the capacitors and inductors, respectively.  $P_{\text{const}} = P_{\text{aux}} + P_{\text{fan}}$ , where  $P_{\text{fan}}$  are the (load dependent and hence constant) fan losses of the cooling system.  $P_{\text{EURO},C}$  represent the total conduction losses and  $P_{\text{EURO},P}$  the total switching losses. All depicted losses are weighted according to the European efficiency weighting formula.



**Fig. 7:** Volume breakdown of the employed components for different switching frequencies  $f_{\text{sw}}$ .  $V_C$  is the total capacitor volume,  $V_L$  the total inductor volume and  $V_{\text{sink}}$  the volume of the required heatsink.

switching frequencies seems only be meaningful if different core materials (e.g. ferrites), alternative winding geometries (e.g. solid round or Litz wire) as well as multi-stage filter topologies are taken into account.

In a next step, the trade-off analysis shown in **Fig. 8** will allow to determine the initial costs (depending on the volume and component mix, by means of cost models as presented in [21]) and the operational revenues (depending on the efficiency and feed-in tariffs). This will further facilitate the identification of the optimal topology and switching frequency from an economical point of view.

## VI. CONCLUSION

Numerous contributions have shown a potential for significant performance gains in the field of PV inverters by means of employing advanced SiC-based power transistors. Whereas the opinions on how to exploit best the superior performance of SiC devices diverge, this paper proposes to increase the converter reliability by simplifying the employed topology on the one hand, and to systematically investigate the trade-off between efficiency and achievable power density on the other hand.

The trade-off analysis based on switching loss measurements and multi-objective modeling has shown that the two-level all SiC system can achieve a similar performance regarding efficiency and volume of the passives as the advanced three-level all Si topologies. Moreover, the required SiC chip area is approximately ten times smaller than the respective total Si chip areas. This can serve as an indication for the economical benefit of using SiC in PV inverters despite higher semiconductor cost.

The obtained trade-off analysis can be used to determine the meaningful range of application of Si and SiC for PV inverters with nominal power between 10 and 50 kW. In a next step, the designs with the highest economical benefit will be identified. This can be achieved by using cost models allowing to estimate the initial inverter costs depending on the inverter bill of material, combined with estimations of the operational revenue depending on the inverter efficiency. Ultimately, the selected candidate systems will be implemented to verify the theoretical investigations. Additional work should focus in more detail on the inductor model and filter topology. Alternative core materials, winding geometries and the use of multi-stage EMI filters have to be checked for their ability to further decrease the power density at higher switching frequencies.

## REFERENCES

- [1] B. Callanan and J. Rice, "Comparative High Frequency Performance of SiC MOSFETs Under Hard Switched Conditions," in *Proc. PCIM Europe*, may 2012.
- [2] W. Bergner, F. Bjoerk, D. Domes, and G. Deboy, "Infineon's 1200V SiC JFET – The New Way of Efficient and Reliable High Voltages Switching," Infineon Technologies, Tech. Rep., 2012.
- [3] S. Araújo, L. Menezes, T. Hjort, and P. Zacharias, "The Renaissance of the BJT as a Highly Efficient Power Device Based on SiC Material," in *Proc. PCIM Europe*, may 2012.
- [4] B. Ozpineci, L. Tolbert, S. Islam, and M. Hasanuzzaman, "Effects of Silicon Carbide (SiC) Power Devices on HEV PWM Inverter Losses," in *Proc. IECON*, vol. 2, pp. 1061–1066, 2001.
- [5] J. Richmond *et al.*, "An Overview of Cree Silicon Carbide Power Devices," in *Power Electronics in Transportation*, pp. 37–42, oct. 2004.
- [6] *Industrial, Scientific and Medical (ISM) Radio-Frequency Equipment – Electromagnetic Disturbance – Characteristics Limits and Methods of Measurement*, CISPR 11, 2009.
- [7] B. Burger, D. Kranzer, and O. Stalter, "Cost Reduction of PV-Inverters with SiC-DMOSFETs," in *Proc. CIPS*, pp. 1–6, jun. 2008.
- [8] S. Araújo, C. Nöding, B. Sahan, and P. Zacharias, "Exploiting the Benefits of SiC by Using 1700 V Switches in Single-Stage Inverter Topologies Applied to Photovoltaic Systems," in *Proc. PCIM Europe*, may 2011.
- [9] D. Kranzer, C. Wilhelm, F. Reiners, and B. Burger, "Application of Normally-off SiC-JFETs in Photovoltaic Inverters," in *Proc. EPE*, pp. 1–6, sept. 2009.
- [10] C. Wilhelm, D. Kranzer, and B. Burger, "Development of a Highly Compact and Efficient Solar Inverter with Silicon Carbide Transistors," in *Proc. CIPS*, march 2010.
- [11] R. Mallwitz, C. Althof, S. Buchhold, and E. Kiel, "First 99% PV Inverter with SiC JFETs on the Market – Future Role of SiC," in *Proc. PCIM Europe*, may 2012.
- [12] R. M. Burkart, J. W. Kolar, and G. Griepentrog, "Comprehensive Comparative Evaluation of Single- and Multi-Stage Three-Phase Power Converters for Photovoltaic Applications," in *Proc. INTELEC*, pp. 1–8, oct. 2012.
- [13] R. A. Friedemann, F. Krismer, and J. Kolar, "Design of a Minimum Weight Dual Active Bridge Converter for an Airborne Wind Turbine System," in *Proc. APEC*, pp. 509–516, 2012.
- [14] M. Schweizer, I. Lizama, T. Friedli, and J. Kolar, "Comparison of the Chip Area Usage of 2-level and 3-level Voltage Source Converter Topologies," in *Proc. IECON*, pp. 391–396, nov. 2010.
- [15] *Technical Guideline Generating Plants Connected to the Medium-Voltage Network*, BDEW Std., 2008.
- [16] M. Schweizer, T. Friedli, and J. Kolar, "Comparison and Implementation of a 3-Level NPC Voltage Link Back-to-Back Converter with SiC and Si Diodes," in *Proc. APEC*, pp. 1527–1533, 2010.
- [17] J. W. Kolar *et al.*, "Performance Trends and Limitations of Power Electronic Systems," in *Proc. CIPS*, pp. 1–20, march 2010.
- [18] J. Kolar, H. Ertl, and F. C. Zach, "Influence of the Modulation Method on the Conduction and Switching Losses of a PWM Converter System," *IEEE Trans. Industry Applications*, vol. 27, no. 6, pp. 1063–1075, 1991.
- [19] K. Raggl, T. Nussbaumer, and J. Kolar, "Model Based Optimization of EMC Input Filters," in *Proc. COMPEL*, pp. 1–6, aug. 2008.
- [20] B. Bletterie *et al.*, "Redefinition of the European Efficiency – Finding the Compromise Between Simplicity and Accuracy," in *Proc. EU PVSEC*, pp. 2735 – 2742, sep. 2008.
- [21] R. M. Burkart and J. W. Kolar, "Component Cost Models for Multi-Objective Optimizations of Switched-Mode Power Converters," in *Proc. ECCE*, accepted for publication. 2013.