


CarrICool: Interposer supporting optical signaling, liquid cooling, and power conversion for 3D chip stacks

Project info


- EU FP7 project
 - Project: 619488
- Begin: Jan. 2014
- End: Dec. 2016




WP5: Interposer platform




WP4: Optical signalling




WP6: Demonstrator




WP2: Heat removal



WP3: Power delivery



Project partners



Eidgenössische Technische Hochschule Zürich
Swiss Federal Institute of Technology Zurich




Toke M. Andersen^{1,2}, Pedro A. M. Bezerra^{1,2}, Florian Krismer², Johann W. Kolar², Arvind Sridhar², Thomas Brunschwiler², Thomas Toifl², Caroline Rabot³, Zoran Pavlovic³, Cian O'Mathuna³, Sophie Gaborieau⁴, Catherine Bunel⁴

¹ETH Zurich, Switzerland; ²IBM Research Zurich, Switzerland; ³Tyndall National Institute, Ireland; ⁴IPDIA, France

CarriCool project objectives


Functional interposer

- Power conversion
- Optical signaling
- Liquid cooling



CarriCool target demonstrator


Development phases




Power converter (iVRM)

- Deep submicron technology
- L and C on interposer
- Switches and control on CPU

TSV inductors



iVRM demonstrator




Power management IC – 32nm vs 14nm SOI CMOS

Converter specifications


Parameter	Specifications for 14nm implementation
V_{in}^a	1.7V
V_{out}^b	0.6V to 1.1V
Efficiency c	90%
PMIC power density d	30W/mm ²
Interposer power density e	4W/mm ²
$V_{out,ripple}$ (steady state)	0.2% of V_{out}
$V_{out,droop}$ (transient) f	10mV

- a Nominal output voltage is $V_{out,nom} = 850\text{mV}$. Nominal V_{in} is twice $V_{out,nom}$.
- b Variable output voltage to support DVFS
- c Maximum efficiency to be optimized for full load assuming high CPU utilization application
- d Corresponding to <1% CPU area
- e CPU power density is assumed to be 2W/mm². Allowing 50% interposer area to passives gives 4W/mm² interposer power density.
- f Transient load conditions are 50% -> 100% $I_{out,max}$ load step in 5ns


Optimization procedure




Without inductor losses




Buck converter



Adaptive deadtime




With inductor losses




TSV inductor structures and modeling


Toroidal inductor structure




Helical inductor structure



Toroidal with core material



Helical with core material



Modeling results - inductance

Comparison of analytical model and FEA simulation at 50 MHz
(2 μm thick flat core)

TOROIDAL INDUCTOR				
Turn number	Air core		Magnetic flat core	
	Calculation (nH)	Maxwell (nH)	Calculation (nH)	Maxwell (nH)
12	6.571	6.607	26.249	26.095
8	3.707	3.787	14.289	14.27

HELICAL INDUCTOR				
Turn number	Air core		Magnetic flat core	
	Calculation (nH)	Maxwell (nH)	Calculation (nH)	Maxwell (nH)
12	9.167	9.078	25.674	26.58
10	7.508	7.509	20.175	20.831
8	5.886	5.901	14.943	15.318
6	4.294	4.324	10.067	10.255

Modeling results – resistance

Comparison of analytical model and FEA simulation
TSV diameter: 75 μm (half filled vias)

TSV spacing: 50 μm

TSV depth: 200 μm



Cu thickness: 3 μm

TOROIDAL INDUCTOR			HELICAL INDUCTOR		
Turn number	R_{dc}		Turn number	R_{dc}	
	Calculation (m Ω)	Maxwell (m Ω)		Calculation (m Ω)	Maxwell (m Ω)
12	381	385	12	817	805
12 (10um Cu)	133	138	10	695	693
8	226	218	8	573	572
8 (10um Cu)	80	84	6	451	452


Deep trench capacitors

Deep trench capacitors


- Capacitor density up to 500nF/mm^2
- Low leakage current $< 1\text{nA}/\mu\text{F}$, FIT $\ll 1$
- Excellent temperature and voltage linearity
- Low ESR & low ESL




3D Capacitors + TSV




Z vs Freq



S21 vs Freq



Ceq vs Freq



Leq vs Freq

