Predictive Control of an Indirect Matrix Converter

Pablo Correa, *Member, IEEE*, José Rodríguez, *Senior Member, IEEE*, Marco Rivera, Jose R. Espinoza, *Member, IEEE*, and Johann W. Kolar, *Senior Member, IEEE*

Abstract—This paper presents the implementation of a predictive control scheme for an indirect matrix converter. The control scheme selects the switching state that minimizes the reactive power and the error in the output currents according to their reference values. This is accomplished by using a prediction horizon of one sample time and a very intuitive control law. Experimental results with a 6.8-kVA indirect matrix converter prototype are provided in order to validate the proposed control scheme. The converter uses standard digital signal processor operating at a sampling frequency of 20 μ s. It is shown that the idea of controlling this converter topology with a predictive approach can be implemented simply and input currents with unity power factor and a total harmonic distortion lower than 5% can be obtained.

Index Terms—AC motor drives, current control, predictive control.

I. INTRODUCTION

M ATRIX converters feature several advantages compared with standard two-level converters, such as a bidirectional power flow and the reduced size of the reactive components [1]. Different kinds of converters without dc link have been presented in the technical literature. They are classified into three main groups: 1) the cycloconverters in the high-power range; 2) the standard matrix converters; and 3) indirect matrix converters [2], all of them in the low-power range, as it is shown in Fig. 1. The conventional indirect matrix converter is similar to a back-to-back inverter but includes bidirectional switches in the rectifier and has no dc-link capacitor, as shown in Fig. 2. References to this topology can be traced back to 20 years ago, when the concept was first introduced using a converter with gate turnoff (GTO) thyristors [3].

Over the last few years, research on indirect matrix converters has benefited from advances in semiconductor technologies, which have mainly contributed toward enhancing efficiency. Compared with the standard matrix converter, this topology can use a simpler modulation scheme and does not need an additional overvoltage protection system. Conversely, the current

Manuscript received April 15, 2008; revised January 5, 2009. First published February 3, 2009; current version published June 3, 2009. This work was supported in part by the Chilean Research Fund CONICYT under Grant 1080059, in part by the Industrial Electronics and Mechatronics Millennium Science Nucleus, and in part by the Universidad Técnica Federico Santa María.

P. Correa, J. Rodríguez, and M. Rivera are with the Departamento de Electrónica, Universidad Técnica Federico Santa María, Valparaíso 110-V, Chile (e-mail: pablo.correa@usm.cl; jrp@usm.cl; marco.rivera@usm.cl).

J. R. Espinoza is with the Departamento de Ingenieria Eléctrica, Universidad de Concepción, Concepción 160-C, Chile (e-mail: Jose.Espinoza@udec.cl).

J. W. Kolar is with the Power Electronic Systems Laboratory (PES), Swiss Federal Institute of Technology (ETH) Zurich, CH-8092 Zurich, Switzerland (e-mail: kolar@lem.ee.ethz.ch).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TIE.2009.2013686

path from input to output produces higher power losses. This can be partly mitigated by the use of semiconductors such as reverse blocking insulated-gate bipolar transistors (RB-IGBTs) [4], which have already been used in conventional matrix converters [5], [6]. Additionally, some studies have focused on sparse matrix topologies, which can improve power density by reducing the number of semiconductors at the expense of functionality. This is the case of the sparse matrix [7], [8], the very sparse matrix [9], and the ultrasparse matrix converter [10], which feature 15, 12, and 9 switches, respectively.

Indirect matrix converters use complex pulsewidth modulation (PWM) schemes to achieve the goal of unity power factor and sinusoidal output current. However, since power converters have a discrete nature, the application of predictive control constitutes a promising and better suited approach as compared with standard schemes that use mean values of the variables [11]. Furthermore, predictive control utilizes a very intuitive control law that can easily deal with multivariable cases and the treatment of constraints and compensate for the dead time [12].

Early practical applications of predictive control can be found in the 1980s for the case of two-level inverters [13]. Nowadays, it is possible to find applications in machine control [14], [15], active rectifiers [16], [17], matrix converters [18], [19], and even multilevel converters [20], [21]. Among the broad family of predictive control methods, those with a prediction horizon of one sample time are particularly attractive due to the simplicity of implementation. More advanced control techniques with a prediction horizon greater than one have been proposed for simple converter topologies such as dc-dc converters and two-level inverters [22], [23]. These types of schemes offer some advantages in terms of faster dynamics and reduced harmonic distortion at the expense of an increased calculation burden. In order to solve this problem, some methods have been proposed to move part of the calculations' effort offline [23]. Unfortunately, matrix converters operate at a very fast sampling rate and feature a high number of possible switching states.

This paper presents an application of predictive control in indirect matrix converters. The switching state is selected by minimizing a quality function that considers the instantaneous reactive power in the input, the current error in the output, and the generation of a positive voltage in the dc link. Feasibility, implementation details, and advantages and disadvantages are also discussed. Due to the limited capacity of the controller, the use of a prediction horizon of one sample time will be a design criterion. This paper is organized in the following manner. Section II presents the converter topology. In Sections III and IV, the control scheme is explained in detail. Section V describes the commutation sequence for the rectifier and the



Fig. 1. Classification of power converters.



Fig. 2. Simplified scheme of the indirect matrix converter.

inverter. Section VI describes the selection of the weight factors for the predictive controller. Finally, the experimental setup and results are explained, showing the feasibility of the proposed method in Section VII.

II. POWER CIRCUIT OF THE INDIRECT

MATRIX CONVERTER The indirect matrix converter consists of an array of power semiconductors that is very similar to the ac/dc/ac back-toback converter, as shown in Fig. 2. The converter synthesizes

a positive voltage in the dc link by selecting a switching state in

the rectifier that connects one phase to point P and the other

phase to point N. Additionally, the rectifier includes an LC

filter in the input which is needed to provide a path for the phase

current which is momentarily not connected to the dc link.

It should be noted that the indirect matrix converter topology

includes as many switches as the standard matrix converter, but

the former features an extra freedom degree that alleviates the

this paper. The conduction losses of this kind of semiconductor

are lower than a bidirectional switch consisting of a standard

An indirect matrix converter with RB-IGBTs is considered in

complexity of the commutation sequence.

IGBT and a diode connected in series [7], [8].

represented by the well-known 2-D space vector. For example, the phase current components i_{su} , i_{sv} , and i_{sw} will be described by the complex space vector

$$\underline{i}_{\rm s} = i_{\rm s\alpha} + j \cdot i_{\rm s\beta} \tag{1}$$

which is defined as

$$\left. \begin{array}{l} i_{\rm s\alpha} = \frac{1}{3} (2i_{\rm su} - i_{\rm sv} - i_{\rm sw}) \\ i_{\rm s\beta} = \frac{1}{\sqrt{3}} (i_{\rm sv} - i_{\rm sw}) \end{array} \right\}.$$
(2)

This space vector is referred to a stationary reference frame that will be denoted as an $\alpha\beta$ reference frame.

Predictive control aims to select the converter switching state that leads the controlled variables closest to their respective references at the end of the sampling period. In order to meet this requirement, the load current and input voltages are measured, and predicted values of the input and output currents are generated for each possible switching state.

Three main conditions must be fulfilled for the converter to properly operate. First, the line side of the rectifier must deliver active power. Second, the load current must follow the reference with high accuracy, and third, the dc-link voltage must be positive. This last condition differentiates the proposed control law from the method presented in [18]. The first condition is accomplished by minimizing the predicted value of the instantaneous reactive power

III. PREDICTIVE CONTROL METHOD

In the following, it will be assumed that the three phase quantities of the converter are symmetrical and, hence, can be

$$q^{k+1} = \left| u_{\mathbf{s}\alpha}^{k+1} \cdot i_{\mathbf{s}\beta}^{k+1} - u_{\mathbf{s}\beta}^{k+1} \cdot i_{\mathbf{s}\alpha}^{k+1} \right|. \tag{3}$$

On the other hand, the second condition requires a minimum error between the predicted load currents and its references

$$\Delta i_{l}^{k+1} = \left| i_{l\alpha}^{*} - i_{l\alpha}^{k+1} \right| + \left| i_{l\beta}^{*} - i_{l\beta}^{k+1} \right| \tag{4}$$

where $i_{l\alpha}$ and $i_{l\beta}$ denote the load current in $\alpha\beta$ coordinates and $i_{l\alpha}^*$ and $i_{l\beta}^*$ denote their respective references.

The third condition necessary for the operation of the rectifier is to discard those states that produce negative dc-link voltages. In order to fulfill this condition, the following function is defined:

$$h^{k+1} = \begin{cases} 0, & u_{\rm dc}^{k+1} > 0\\ M, & u_{\rm dc}^{k+1} \le 0 \end{cases}$$
(5)

where M is the maximum positive number that can be generated by the arithmetic unit of the controller. Equations (3)–(5) are merged into a single so-called quality function

$$g^{k+1} = q^{k+1} + A \cdot \Delta i_1^{k+1} + h^{k+1}.$$
 (6)

The control method operates as follows. At each sampling time, all possible switching states are used to calculate (6). The switching state that produces the minimum value of g is selected to be applied for one sampling period.

IV. CALCULATION OF PREDICTED VALUES

A mathematical model of the input filter and the load provides the basis for the prediction of the values of the input and output currents, which are needed for evaluating the quality function.

The line side of the rectifier consists of a second-order system described by

$$L_{\rm f} \frac{d\underline{i}_{\rm s}}{dt} = \underline{u}_{\rm s} - \underline{u}_{\rm e} - R_{\rm f} \cdot \underline{i}_{\rm s} \tag{7}$$

$$C_{\rm f} \frac{d\underline{u}_{\rm e}}{dt} = \underline{i_{\rm s}} - \underline{i_{\rm e}} \tag{8}$$

where $L_{\rm f}$ comprises the mains and filter inductances and $R_{\rm f}$ represents the mains and filter damping resistances. The prediction of the input current and capacitor voltages are computed from a first-order difference equation, as is described in [18]

$$\underline{i_{\mathrm{s}}^{k+1}} = c_{1i} \cdot \underline{u_{\mathrm{s}}^{k}} + c_{2i} \cdot \underline{u_{\mathrm{e}}^{k}} + c_{3i} \cdot \underline{i_{\mathrm{s}}^{k}} + c_{4i} \cdot \underline{i_{\mathrm{e}}^{k}} \tag{9}$$

$$\underline{u}_{\mathrm{s}}^{k+1} = c_{1u} \cdot \underline{u}_{\mathrm{s}}^{k} + c_{2u} \cdot \underline{u}_{\mathrm{e}}^{k} + c_{3u} \cdot \underline{i}_{\mathrm{s}}^{k} + c_{4u} \cdot \underline{i}_{\mathrm{e}}^{k}.$$
 (10)

The real coefficients c_1 , c_2 , c_3 , and c_4 are defined so that the obtained values for the predicted currents correspond to those of the continuous-time system after one sampling time. They can be calculated by representing (7) and (8) by a state-space system with state variables \underline{i}_s and \underline{u}_e

$$\begin{bmatrix} \frac{\dot{u}_{e}}{\underline{\dot{i}_{s}}} \end{bmatrix} = \begin{bmatrix} 0 & 1/C_{f} \\ -1/L_{f} & R_{f} \end{bmatrix} \begin{bmatrix} \underline{u}_{e} \\ \underline{\dot{i}_{s}} \end{bmatrix} + \begin{bmatrix} 0 & -1/C_{f} \\ 1/L_{f} & 0 \end{bmatrix} \begin{bmatrix} \underline{u}_{s} \\ \underline{\dot{i}_{e}} \end{bmatrix}$$
(11)

and expressing the system in its discrete form as

$$\left[\frac{\underline{u_{e}}^{k+1}}{\underline{i_{s}}^{k+1}}\right] = \Phi\left[\frac{\underline{u_{e}}^{k}}{\underline{i_{s}}^{k}}\right] + \Gamma\left[\frac{\underline{u_{s}}^{k}}{\underline{i_{e}}^{k}}\right]$$
(12)

where

$$\Phi = e^{A \cdot T_{\rm s}} \quad \Gamma = A^{-1} (\Phi - I) B \tag{13}$$

with

$$A = \begin{bmatrix} 0 & 1/C_{\rm f} \\ -1/L_{\rm f} & R_{\rm f} \end{bmatrix} \quad B = \begin{bmatrix} 0 & -1/C_{\rm f} \\ 1/L_{\rm f} & 0 \end{bmatrix}.$$
(14)

The load model is obtained similarly. Assuming an inductive-resistive load as shown in Fig. 2, after representing the three-phase system in $\alpha - \beta$ coordinates, the following equation describes the behavior of the load:

$$L_{1}\frac{d\underline{i}_{1}}{dt} = \underline{u}_{1} - R_{1} \cdot \underline{i}_{1}$$
(15)

which is discretized as follows:

$$\underline{i_1^{k+1}} = d_1 \underline{u_1^k} + d_2 \underline{i_1^k} \tag{16}$$

where d_1 and d_2 depend on L_1 , R_1 , and the sample time.

V. DEAD-TIME COMPENSATION

The previously explained method does not deal with the dead time generated by the calculations. In fact, the inverter and the rectifier can generate eight and nine valid switching states, respectively, which, altogether, produce 72 possible switching combinations that must be taken into account in the quality function g. A simplification is possible if h is a priori evaluated using each of the nine possible rectifier states and the present voltage values of the capacitor filter. In this way, three of the nine possible rectifier states are selected beforehand, and just 24 switching combinations have to be taken into account for the evaluation of g. The dead time associated to these calculations cannot be neglected if a standard low-cost digital signal processor (DSP) controller is used.

A simple way to consider the dead time is by calculating the quality function at the end of the next sampling period, i.e., g^{k+2} . Thus, the selected switching state can be applied at t^{k+1} , and a period of time equivalent to one sampling period is available for calculations. The aforementioned compensation requires the calculation of u_s^{k+1} , u_e^{k+1} , i_s^{k+1} , and i_1^{k+1} in order to have the basis for the calculation of g^{k+2} . These terms are obtained out of (9), (10), (16), and the current switching state S^k . Considering that the change in the input voltage is small in one sampling time, u_s^{k+1} will be considered equal to u_s^k . A block diagram of the control scheme and the sequence of events for the dead-time compensation are shown in Fig. 3(a) and (b), respectively.



Fig. 3. Predictive controller. (a) Block diagram. (b) Time diagram of the algorithm.

VI. COMMUTATION SEQUENCE OF THE POWER SEMICONDUCTORS

The converter requires a commutation sequence that allows a safe change of the rectifier switching state. Basically, this problem can be addressed by synchronizing the state changes in the rectifier with the application of a zero-voltage space vector in the inverter stage. Under this condition, no current circulates through the dc link, and the rectifier state can be changed without help of auxiliary commutation circuits [3].

An exact determination of the switching frequency with the proposed scheme is not possible, considering the nondeterministic generation of switching pulses. In order to estimate the mean switching frequency of the switches of the inverter, the following assumptions were considered.

- 1) The rectifier stage changes at each sampling time.
- If the inverter stage changes between two active vectors, i.e., those inverter stages that deliver to load a voltage different than zero, one extra switching in one phase is needed to provide the safe commutation of the rectifier. This is the case in the time instant t^{k+3} in Fig. 4(a).
- 3) If the inverter stage has a zero space vector state or the last state was a zero vector, no extra switchings are necessary for the safe commutation of the rectifier. This is the case in the time instants $t_{k+1}yt^{k+2}$.

The characteristic curve shown in Fig. 4(b) depicts the mean switching frequency \bar{f}_{igbt_o} of one of the IGBTs of the inverter stage, obtained by counting the number of switching transitions in several periods of the fundamental frequency. Other switches present the same behavior, which is why the curve corresponding to one semiconductor is shown. It can be observed that the mean switching frequency is lower than the sampling frequency and it decreases at a higher load current.

VII. SELECTION OF THE WEIGHT FACTORS

The weighting factor A of the quality function (6) decides if the priority will be given to the control of the power factor or



Fig. 4. Switching behavior of the inverter stage. (a) Commutation sequence of the inverter and extra switching transitions. (b) Mean switching frequency of one of the IGBTs of the inverter stage for a sampling time of 20 μ s.

to the control of the output currents. This factor was adjusted empirically based on [24]. First, A is set to a high value in order to prioritize the control of the output current. As such, the inverter can control the output currents while the input currents will be highly distorted. After that, factor A is slowly decreased, thereby lending more importance to the control of the reactive power. The output currents will not follow the reference if the factor A is too low, as shown in Fig. 5(a). Therefore, A is selected as the minimum value such that the output current has no noticeable deviations with respect to the reference, as it is shown in Fig. 5(b). There is no specific design criterion



Fig. 5. Selection of the factor A. (a) Output current A = 0.15, 95% of the maximum output current. (b) Output current A = 0.45, 95% of the maximum output current. (c) Factor A versus the load current.

to define the maximum allowable error in the output current, except that the maximum discrepancy must be below 5% of the maximum value of the reference. Since the adjustment of the parameter A depends on the operating point, different values are obtained using this empiric method, as shown in Fig. 5(c).

VIII. RESULTS

A conventional indirect matrix converter, built by the Power Electronics Systems Laboratory of the Eidgenössische Technische Hochschule (ETH) Zürich, was used for the experimental evaluation. The converter features reverse blocking IGBTs of type IXRH40N120 for the bidirectional switch, standard IGBTs with antiparallel diodes of type FII50-12E for the inverter stage. A picture of the converter is shown in Fig. 6. The control scheme was implemented in a 160-MIPS fixed-point ADSP21991 DSP board which is also shown in Fig. 6. The processor board is connected to additional stacked boards that include a field-programmable gate array for the commutation sequence generation and the signal conditioning for the measurement of voltages and currents. The input filter is integrated in the converter board, as well as the current and voltage transducers. The original setup includes filter parameters of $L_{\rm f} = 130 \ \mu \text{H}$ and $C_{\rm f} = 10 \ \mu \text{F}$. In this case, however, the capacity of the filter was increased to $C_{\rm f} = 40 \ \mu \text{F}$ to improve the stability of the input current control.

The sampling period of the control algorithm was set at $T_s = 20 \ \mu s$. It should be noted that the dead time necessary for a safe switching transition of the rectifier is approximately 10% of the aforementioned sampling period. Despite the fact that this dead



Fig. 6. Photograph of the indirect matrix converter.



Fig. 7. Voltages and currents of the converter. (a) Input voltage u_{sU} and input current i_{sU} . (b) Output current with its reference.

time could be considered high for a low-power converter, better results can be expected from future generations of IGBTs.

Fig. 7 shows the measured input current and voltage and output currents of phase U according to the parameters of the Appendix. As expected, the input current fulfils the condition of unitary power factor and presents an approximated total harmonic distortion (THD) of 3.5%. As it is shown in Fig. 7, the input current shows a ripple corresponding to the resonance frequency of the input filter. On the other hand, the output currents follow the reference accurately, with a THD lower than 1%. For the THD calculations, harmonics up to the sampling frequency were considered.

It is not possible to directly compare the predictive control scheme's performance with other methods that use a constant switching frequency. Results in [9] for a PWM-based control scheme operating at 25 kHz indicate that the proposed method

performs similarly in terms of harmonic distortion. Better results can be expected by optimizing the input filter and adding active damping.

It must be acknowledged that the main advantage of the proposed control method is the simplicity in the implementation, since the controller does not need a complex modulation unit. This can reduce the overall cost of the complete system. The method also presents drawbacks as the quality function (6) is explicitly solved for each switching state. This can be a problem if a slow controller is used, as a higher sampling time could increase the harmonic distortion in the currents.

IX. CONCLUSION

As a result of the advances in power semiconductors and processors, indirect matrix converter and predictive control schemes have recently emerged as feasible approaches. This paper takes advantage of these advances and proposes a predictive control scheme for an indirect matrix converter. The control scheme uses the predicted values of the input and output currents to evaluate the best suited converter state considering the output current error, the input power factor, and the generation of a positive dc-link voltage. Experimental results at a sampling time of $T_{\rm s} = 20 \ \mu s$ show that the unity power factor is obtained with input currents with THD of 3.5%. The output current follows the reference very accurately. The main advantage of the method is that, with a very simple control approach, results comparable with other PWM-based schemes can be obtained.

APPENDIX

The parameters of the input filter and the load are as follows.

Mains Filter:	Load:
$L_{\rm f} = 130 \ \mu {\rm H}$	$R_1 = 20 \ \Omega$
$C_{\rm f} = 40 \ \mu {\rm F}$	$L_1 = 10 \text{ mH}$
$R_{\rm f} = 0.2 \ \Omega$	

ACKNOWLEDGMENT

The authors would like to thank Prof. J. Kolar for providing the laboratory facilities at the ETH Zürich and Dr. S. Round for the interesting technical discussions.

REFERENCES

- P. W. Wheeler, J. Rodriguez, J. C. Clare, L. Empringham, and A. Weinstein, "Matrix converters: A technology review," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 276–288, Apr. 2002.
- [2] J. W. Kolar, F. Schafmeister, S. D. Round, and H. Ertl, "Novel three-phase AC–AC sparse matrix converters," *IEEE Trans. Power Electron.*, vol. 22, no. 5, pp. 1649–1661, Sep. 2007.
- [3] J. Holtz and U. Boelkens, "Direct frequency convertor with sinusoidal line currents for speed-variable AC motors," *IEEE Trans. Ind. Electron.*, vol. 36, no. 4, pp. 475–479, Nov. 1989.
- [4] T. Friedli, M. L. Heldwein, F. Giezendanner, and J. W. Kolar, "A high efficiency indirect matrix converter utilizing RB-IGBTs," in *Proc. 37th IEEE PESC*, Jun. 18–22, 2006, pp. 1–7.
- [5] K. Sun, D. Zhou, H. Lipei, K. Matsuse, and K. Sasagawa, "A novel commutation method of matrix converter fed induction motor drive using RB-IGBT," *IEEE Trans. Ind. Appl.*, vol. 43, no. 3, pp. 777–786, May/Jun. 2007.

- [6] C. J. Kaufman, private communication, May 1995.
- [7] T. Friedli, S. Round, and S. J. W. Kolar, "A 100 kHz SiC sparse matrix converter," in *Proc. IEEE PESC*, Jun. 17–21, 2007, pp. 2148–2154.
- [8] M. Young, *The Technical Writer's Handbook*. Mill Valley, CA: Univ. Sci., 1989.
- [9] F. Schafmeister, S. Herold, and J. W. Kolar, "Evaluation of 1200 V-Si-IGBTs and 1300 V-SiC-JFETs for application in threephase very sparse matrix AC–AC converter systems," in *Proc. 18th Annu. IEEE APEC*, Feb. 9–13, 2003, vol. 1, pp. 241–255.
- [10] J. Schonberger, T. Friedli, S. D. Round, and J. W. Kolar, "An ultra sparse matrix converter with a novel active clamp circuit," in *Proc. PCC*, Nagoya, Japan, Apr. 2–5, 2007, pp. 784–791.
- [11] P. Cortes, M. Kazmierkowski, R. Kennel, D. Quevedo, and J. Rodriguez, "Predictive control in power electronics and drives," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4312–4324, Dec. 2008.
- [12] J. Rodriguez, J. Pontt, C. A. Silva, P. Correa, P. Lezana, P. Cortes, and U. Ammann, "Predictive current control of a voltage source inverter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 1, pp. 495–503, Feb. 2007.
- [13] R. Würslin, "Pulsumrichtergespeiste Synchronmaschinen Antrieb mit hoher Taktfrequenz und sehr großem Feldschwächbereich," Ph.D. dissertation, Universität Stuttgart, Stuttgart, Germany, 1984.
- [14] P. Cortes, J. Rodriguez, D. E. Quevedo, and C. Silva, "Predictive current control strategy with imposed load current spectrum," *IEEE Trans. Power Electron.*, vol. 23, no. 2, pp. 612–661, Mar. 2008.
- [15] G. Abad, M. A. Rodriguez, and J. Poza, "Two-level VSC based predictive direct torque control of the doubly fed induction machine with reduced torque and flux ripples at low constant switching frequency," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1050–1061, May 2008.
- [16] S. A Larrinaga, M. A. R. Vidal, E. Oyarbide, and J. R. T. Apraiz, "Predictive control strategy for DC/AC converters based on direct power control," *IEEE Trans. Ind. Electron.*, vol. 54, no. 3, pp. 1261–1271, Jun. 2007.
- [17] P. Antoniewicz, M. P. Kazmierkowski, S. Aurtenechea, and M. A. Rodriguez, "Comparative study of two predictive direct power control algorithms for three-phase AC/DC converters," in *Proc. Eur. Conf. Power Electron. Appl.*, Sep. 2–5, 2007, pp. 1–10.
- [18] S. Muller, U. Ammann, and S. Rees, "New time-discrete modulation scheme for matrix converters," *IEEE Trans. Ind. Electron.*, vol. 52, no. 6, pp. 1607–1615, Dec. 2005.
- [19] R. Vargas, U. Ammann, J. Rodriguez, and J. Pontt, "Predictive strategy to control common-mode voltage in loads fed by matrix converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 12, pp. 4372–4380, Dec. 2008.
- [20] P. Correa, M. Pacas, and J. Rodriguez, "Predictive torque control for inverter-fed induction machines," *IEEE Trans. Ind. Electron.*, vol. 54, no. 2, pp. 1073–1079, Apr. 2007.
- [21] R. Vargas, P. Cortes, U. Ammann, J. Rodriguez, and J. Pontt, "Predictive control of a three-phase neutral-point-clamped inverter," *IEEE Trans. Ind. Electron.*, vol. 54, no. 5, pp. 2697–2705, Oct. 2007.
 [22] R. Kennel and A. Linder, "Model predictive control for electrical drives,"
- [22] R. Kennel and A. Linder, "Model predictive control for electrical drives," in *Proc. 36th IEEE Power Electron. Spec. Conf.*, 2005, pp. 1793–1799.
- [23] R. Kennel and A. Linder, "Direct model predictive control—A new direct predictive control strategy for electrical drives," in *Proc. Eur. Conf. Power Electron. Appl.*, Sep. 11–14, 2005, p. 10.
- [24] S. Müller, "Neuartiges Steuerverfahren Für Einen Matrixconverter Mit Sehr Kleinem Netzfilter," Ph.D. dissertation, Universität Stuttgart, Stuttgart, Germany, 2003.



Pablo Correa (M'07) received the Electrical Engineering degree and the M.Sc. degree in electrical engineering from the Universidad Técnica Federico Santa María, Valparaíso, Chile, in 2001, and the Dr.Ing. degree from the University of Siegen, Siegen, Germany, with a scholarship awarded in 2002 by the German Academic Exchange Service for doctoral studies, in 2006.

He is currently with the Power Electronics Group, Departamento de Electrónica, Universidad Técnica Federico Santa María. His research interests in-

clude digital control for high-power drives and renewable energy converters and the development of high-performance control platforms based on fieldprogrammable gate arrays.



José Rodríguez (M'81–SM'94) received the Engineer degree in electrical engineering from the Universidad Técnica Federico Santa María, Valparaíso, Chile, in 1977, and the Dr. Ing. degree in electrical engineering from the University of Erlangen, Erlangen, Germany, in 1985.

Since 1977, he has been with the Universidad Técnica Federico Santa María, where he is currently the President and a Professor with the Departamento de Electrónica. During his sabbatical leave in 1996, he was responsible for the mining division

of the Siemens Corporation, Chile. He has extensive consulting experience in the mining industry, particularly in the application of large drives, such as cycloconverter-fed synchronous motors for semiautogenous grinding mills, high-power conveyors, controlled drives for shovels, and power quality issues. His research interests include power electronics and electrical drives. In the last several years, his main research interests have included multilevel inverters and new converter topologies. He has authored or coauthored more than 250 refereed journal and conference papers and contributed to one chapter in the *Power Electronics Handbook* (Academic, 2006).

Dr. Rodríguez is an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS and IEEE TRANSACTIONS ON POWER ELECTRONICS. He received the Best Paper Award in 2007 from the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS.



Jose R. Espinoza (S'92–M'97) was born in Concepción, Chile, in 1965. He received the Eng. degree in electronic engineering and the M.Sc. degree in electrical engineering from the Universidad de Concepción, Concepción, in 1989 and 1992, respectively, and the Ph.D. degree in electrical engineering from Concordia University, Montreal, QC, Canada, in 1997.

Since January 2006, he has been a Professor with the Departamento de Ingenieria Eléctrica, Universidad de Concepción, where he is engaged in teaching

and research in the areas of automatic control and power electronics. He has authored or coauthored more than 100 refereed journal and conference papers and contributed to one chapter in the *Power Electronics Handbook* (Academic, 2007).



Johann W. Kolar (M'89–SM'04) received the Ph.D. degree (*summa cum laude/promotio sub auspiciis praesidentis rei publicae*) in industrial engineering from the University of Technology, Vienna, Austria, in 1998.

Since 1984, he has been an Independent International Consultant in close collaboration with the University of Technology, in the fields of power electronics, industrial electronics, and high-performance drives. He has proposed numerous novel pulsewidth modulation (PWM) converter topologies, and mod-

ulation and control concepts, e.g., the VIENNA rectifier and the three-phase ac-ac sparse matrix converter. On February 1, 2001, he was appointed Professor and Head of the Power Electronic Systems Laboratory, Swiss Federal Institute of Technology Eidgenössische Technische Hochschule (ETH) Zurich, Zurich, Switzerland. During 2003, he was the Erskine Fellow of the University of Canterbury, New Zealand. He is the author or coauthor of more than 300 scientific papers published in international journals and conference proceedings. He has filed 75 patents. His current research interests include ac-ac and ac-dc converter topologies with low effects on the mains, e.g., for power supply of telecommunication systems, more-electric-aircraft, and distributed power systems in connection with fuel cells, realization of ultracompact intelligent converter modules employing latest power semiconductor technology (SiC), novel concepts for cooling and electromagnetic interference (EMI) filtering, multidomain/multiscale modeling and simulation, pulsed power, bearingless motors, and power microelectromechanical systems (MEMS).

Dr. Kolar is a member of the Institute of Electrical Engineers of Japan (IEEJ) and Technical Program Committees of numerous international conferences (e.g., Director of the Power Quality Branch of the International Conference on Power Conversion and Intelligent Motion). He also received an Erskine Fellowship from the University of Canterbury, New Zealand, in 2003. In 2006, the European Power Supplies Manufacturers Association (EPSMA) awarded the Power Electronics Systems Laboratory of ETH Zurich as the leading academic research institution in Europe. He was the recipient of the Best Transactions Paper Award of the IEEE Industrial Electronics Society in 2005. From 1997 through 2000, he was an Associate Editor of the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and since 2001, as an Associate Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS. Since 2002, he has been an Associate Editor of the Journal of Power Electronics of the Korean Institute of Power Electronics and a member of the Editorial Advisory Board of the IEEJ Transactions on Electrical and Electronic Engineering.



Marco Rivera received the Electronics Engineering degree and the M.Sc. degree in electrical engineering from the Universidad de Concepción, Concepción, Chile, in 2007 and 2008, respectively. He is currently working toward the Ph.D. degree in the Departamento de Electrónica, Universidad Técnica Federico Santa María, Valparaíso, Chile, with a scholarship from the Chilean Research Fund CONICYT.

His research interests include direct and indirect matrix converters, predictive and digital controls for high-power drives, and development of high-

performance control platforms based on field-programmable gate arrays. Mr. Rivera was awarded a scholarship from the Marie Curie Host Fellowships for Early Stage Research Training in Electrical Energy Conversion and

Conditioning Technology at University College Cork, Cork, Ireland.